My Inquiry
My Account
Skyworks Solutions Inc. SI5345B-B03476-GMR
- Part No.:
- SI5345B-B03476-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5345B-B03476-GMR.pdf
- Description:
- IC CLK MULTIPLIER ATTENUATOR
- Quantity:
- Payment:
- Shipping:
Inventory:3,933
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5345B-B03476-GMR from Skyworks is a 10-channel, any-frequency jitter attenuator/clock multiplier featuring fourth-generation DSPLL™ and MultiSynth™ technologies. It delivers ultra-low 90 fs rms jitter, supports differential inputs up to 750 MHz and outputs up to 1028 MHz, and operates in free-run, synchronous, or holdover modes - deployed in ITU-T G.8262-compliant Synchronous Ethernet line cards.
For engineers reviewing the SI5345B-B03476-GMR datasheet, SI5345B-B03476-GMR pinout, SI5345B-B03476-GMR application, or SI5345B-B03476-GMR equivalent, key selection considerations include its 0.1–4 kHz digitally programmable jitter attenuation bandwidth, I²C/SPI configurability with on-chip NVM, and support for LVDS/LVPECL/LVCMOS/CML/HCSL output formats with programmable amplitude and common-mode voltage.
Technical Context
The SI5345B-B03476-GMR implements a fourth-generation DSPLL architecture with fractional input dividers (P), fractional MultiSynth output dividers (N), and integer output dividers (R) to enable hitless switching between fractionally related input clocks and glitchless on-the-fly frequency changes. Its loop filter is fully integrated, eliminating external components and noise coupling risks.
It supports three operational modes: locked mode (phase- and frequency-locked to selected input), freerun mode (output stability tied to 25–54 MHz crystal reference), and holdover mode (averaged historical frequency data up to 120 s used for stable output during input loss), with programmable ramped exit and FastLock acquisition (100 Hz–4 kHz temporary bandwidth).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Jitter (rms) | 90 fs - meets stringent ITU-T G.8262 EEC Option 1/2 requirements for SyncE applications |
| Input range (diff) | 8 kHz–750 MHz - accepts wide-range differential clocks including SONET/SDH and OTN references |
| Output range (diff) | 100 Hz–1028 MHz - covers 10/40/100 GbE, SyncE, and broadcast video timing needs |
| Jitter BW control | 0.1 Hz–4 kHz digital programming - enables application-level optimization of jitter filtering vs. transient response |
| Crystal reference | 25–54 MHz - internal load capacitors eliminate need for external XTAL caps, reducing BOM and layout sensitivity |
| Supply voltages | VDD = 1.8 V ±5%, VDDA = 3.3 V ±5% - dual-rail operation supports low-power core and high-swing analog sections |
| Temp range | –40 °C to +85 °C - qualified for industrial and telecom infrastructure environments |
Pinout & Package
The SI5345B-B03476-GMR is housed in a 64-pin QFN package measuring 9×9 mm with 0.5 mm pitch and exposed thermal pad. Pin functions are defined per Skyworks Si5345 64-QFN pinout specification.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0–IN3 | Differential/single-ended clock inputs | Four configurable inputs supporting automatic/manual switching; IN3 serves as FB_IN in zero-delay mode |
| OUT0–OUT9 | Programmable clock outputs | 10 independent outputs routed via crosspoint switch; each supports LVDS/LVPECL/LVCMOS/CML/HCSL with amplitude and common-mode control |
| XA/XB | Crytal oscillator terminals | Connects 25–54 MHz fundamental-mode crystal; internal load caps eliminate external components |
| SCL/SDA | I²C serial interface | Two-wire bus for configuration and status monitoring; compatible with standard I²C protocols |
| SCLK/MOSI/MISO/CSB | SPI serial interface | 4-wire SPI option with chip select; supports faster programming than I²C |
| INTRb | Interrupt output | Open-drain flag indicating LOS/OOF/LOL events; enables real-time fault monitoring without polling |
| RSTb | Hardware reset | Active-low asynchronous reset that reloads NVM configuration and reinitializes all circuits |
Key Features
| Feature | Design Value |
|---|---|
| Hitless input switching | Eliminates phase transients when switching between fractionally related clocks (e.g., 155.52 MHz ↔ 622.08 MHz), preserving system timing integrity |
| Programmable holdover | Uses 120-second history window with user-defined averaging depth and delay to minimize phase jump during input failure |
| Digitally controlled oscillator (DCO) | Enables fine frequency tuning down to 0.001 ppb step size via FINC/FDEC pins or register writes - critical for wander-sensitive SyncE systems |
| Glitchless output reconfiguration | Allows on-the-fly output format, amplitude, and divider changes without disrupting downstream clock domains |
| Status monitoring | Integrated LOS (loss of signal), OOF (out of frequency), and LOL (loss of lock) detection with interrupt reporting |
Applications
| OTN Muxponders | SyncE Line Cards |
|---|---|
Use Scenario: Aggregating multiple client-side rates (e.g., 1G/10G Ethernet, CPRI) into a single OTN frame for long-haul transport. IC Role / Device Role / Timing Role: Jitter attenuator and multi-rate clock synthesizer providing clean, synchronized clocks to framer, mapper, and FEC blocks. Use Value: Meets ITU-T G.709 jitter accumulation limits and enables deterministic latency across multiplexed paths. | Use Scenario: Carrier-grade Ethernet switches requiring traceable, phase-aligned timing across distributed line cards per ITU-T G.8262. IC Role / Device Role / Timing Role: Primary clock engine delivering EEC Option 1/2 compliant outputs to SERDES, PHYs, and packet processors. Use Value: 90 fs rms jitter ensures sub-100 ns time error over 24 hours, satisfying SyncE wander and stability requirements. |
| Broadcast Video | Test & Measurement |
Use Scenario: Genlock and frame synchronization across SDI routers, converters, and IP-based media gateways handling 4K/8K video streams. IC Role / Device Role / Timing Role: Low-jitter master clock generator distributing SMPTE ST 2059-2–compliant timing to multiple endpoints. Use Value: Sub-100 fs jitter prevents visible artifacts in high-resolution video and enables precise lip-sync alignment. | Use Scenario: High-precision signal generators, analyzers, and bit-error-rate testers requiring ultra-stable, multi-frequency reference clocks. IC Role / Device Role / Timing Role: Programmable jitter cleaner and frequency translator enabling flexible test stimulus and measurement synchronization. Use Value: Any-frequency synthesis (0.001 Hz–1028 MHz) and <100 fs jitter support calibration-grade accuracy and repeatability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar jitter attenuator/clock multiplier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5345A-B03476-GMR | Supports full 0.001–1028 MHz output range with integer+fractional synthesis; SI5345B is limited to ≤350 MHz output | Required for >350 MHz outputs (e.g., 100G KR4, PCIe Gen4/5); SI5345B suffices for 10/40G, SyncE, broadcast | Select SI5345A only if outputs above 350 MHz are needed; SI5345B offers cost and power advantage within its range |
| LMK04832RHAR | Two-stage PLL architecture (jitter cleaner + clock distributor); higher power, larger footprint, no on-chip NVM | Used where cascaded jitter cleaning is required (e.g., RF sampling systems); lacks integrated crystal oscillator | Choose LMK04832 for ultra-low additive jitter in RF/data converter clocks; SI5345B preferred for compact, self-contained SyncE timing |
Compared with SI5345A-B03476-GMR, the SI5345B-B03476-GMR trades maximum output frequency (≤350 MHz vs. ≤1028 MHz) for lower cost and power, while versus LMK04832RHAR it provides tighter integration (crystal oscillator, NVM, smaller QFN) at the expense of cascaded jitter cleaning capability.
Availability
SI5345B-B03476-GMR is available at Aetrix Electronics and suitable for OTN muxponders, Synchronous Ethernet line cards, and broadcast video equipment requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SI5345B-B03476-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for communications, automotive, and industrial markets.
The SI5345B-B03476-GMR belongs to Skyworks' Si5345 family of jitter-attenuating clock multipliers, engineered specifically for high-reliability telecom infrastructure demanding ITU-T G.8262 compliance, holdover stability, and multi-gigabit serial link timing.
FAQ
What is the maximum output frequency supported by the SI5345B-B03476-GMR?
The SI5345B-B03476-GMR supports a maximum differential output frequency of 350 MHz, as defined by its "B" variant designation in the Si5345 ordering guide. This differs from the "A" variant (e.g., SI5345A-B03476-GMR), which supports up to 1028 MHz. The 350 MHz limit applies to all 10 outputs and is verified in Skyworks' official datasheet Rev D, Table 2 - Ordering Guide.
Does the SI5345B-B03476-GMR require an external crystal, and what frequency range is supported?
Yes, the SI5345B-B03476-GMR requires an external crystal connected to XA/XB pins, supporting frequencies from 25 MHz to 54 MHz. A 48–54 MHz crystal is recommended for optimal jitter performance. Internal load capacitors eliminate the need for external capacitors, simplifying layout and improving noise immunity - confirmed in Section 3.5 and Table 5.12 of the Si5345/44/42 Rev D datasheet.
How does the SI5345B-B03476-GMR achieve ITU-T G.8262 compliance?
The SI5345B-B03476-GMR meets ITU-T G.8262 EEC Option 1 and Option 2 specifications through its ultra-low 90 fs rms jitter, programmable DSPLL loop bandwidth (0.1–4 kHz), and robust holdover algorithm using up to 120 seconds of averaged frequency history. These features ensure phase noise, wander, and transient response remain within SyncE limits - explicitly stated in the datasheet Features List and Applications section.
Can the SI5345B-B03476-GMR perform hitless switching between unrelated input frequencies?
No - hitless switching in the SI5345B-B03476-GMR is only supported between input clocks with a fixed fractional relationship (e.g., 155.52 MHz and 622.08 MHz). For unrelated or plesiochronous inputs (e.g., ±500 ppm offset), the device uses glitchless pull-in via DSPLL or FastLock bandwidth, which introduces controlled phase slewing but avoids abrupt discontinuities - detailed in Sections 3.7.3 and 3.7.5 of the datasheet.
Is factory preprogramming available for the SI5345B-B03476-GMR, and how is it configured?
Yes, factory preprogramming is available for the SI5345B-B03476-GMR using Skyworks' ClockBuilder Pro™ software. Preconfigured devices store settings in on-chip one-time-programmable (OTP) NVM and power up with known frequency outputs. Custom part numbers follow the format "Si5345B-Dxxxxx-GM", where "xxxxx" is a unique numerical sequence assigned by Skyworks - as documented in the Ordering Guide Notes section of the datasheet.
SI5345B-B03476-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5345B-B03476-GMR FAQ
1.How can I place an order for SI5345B-B03476-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5345B-B03476-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5345B-B03476-GMR reliable?
The price and inventory of SI5345B-B03476-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5345B-B03476-GMR is usually 5 days.
3.What payment methods are accepted for SI5345B-B03476-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5345B-B03476-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5345B-B03476-GMR?
SI5345B-B03476-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5345B-B03476-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5345B-B03476-GMR?
For technical support, including SI5345B-B03476-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5345B-B03476-GMR requirements.
6.How does Aetrix verify that SI5345B-B03476-GMR is sourced from the original manufacturer or authorized distributors?
All SI5345B-B03476-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5345B-B03476-GMR meets industry standards.
7.What is the process for return or replacement of SI5345B-B03476-GMR?
All SI5345B-B03476-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5345B-B03476-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5345B-B03476-GMR part is unused and in its original packaging.
Return procedure for SI5345B-B03476-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5345B-B03476-GMR Tags
-
CD74HCT4046AM96
Texas Instruments
-
MC14046BDWR2G
onsemi
-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments
-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.
-
CY2305SXI-1T
Infineon Technologies
-
570BILFT
Renesas
-
CDCE913PWR
Texas Instruments
-
CY2305SXI-1HT
Infineon Technologies
-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
