My Inquiry
My Account
Skyworks Solutions Inc. SI5345B-B04273-GMR
- Part No.:
- SI5345B-B04273-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5345B-B04273-GMR.pdf
- Description:
- IC CLK MULTIPLIER ATTENUATOR
- Quantity:
- Payment:
- Shipping:
Inventory:1,150
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5345B-B04273-GMR from Skyworks is a 10-channel, any-frequency jitter attenuator/clock multiplier featuring fourth-generation DSPLL™ and MultiSynth™ technologies. It delivers ultra-low 90 fs rms jitter, supports differential input frequencies up to 750 MHz and differential outputs up to 1028 MHz, and operates in free-run, synchronous, or holdover modes - deployed in OTN transponders and SyncE-compliant carrier Ethernet switches.
For engineers reviewing the SI5345B-B04273-GMR datasheet, SI5345B-B04273-GMR pinout, SI5345B-B04273-GMR application, or SI5345B-B04273-GMR equivalent, key selection considerations include jitter attenuation bandwidth programmability (0.1 Hz–4 kHz), G.8262 EEC Option 1/2 compliance, hitless input switching capability, and support for LVDS/LVPECL/LVCMOS/CML/HCSL output formats with programmable amplitude.
Technical Context
The SI5345B-B04273-GMR implements a digitally controlled DSPLL architecture with fully integrated loop filter and programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), enabling precise optimization of phase noise filtering for specific application requirements. Its MultiSynth™ frequency synthesis supports both integer and fractional-N division across all 10 outputs.
It features four configurable clock inputs (IN0–IN3), automatic/manual input selection with hitless and ramped switching, status monitoring (LOS/OOF/LOL), and in-circuit programmable OTP NVM for guaranteed power-up configuration. The device uses an external 25–54 MHz crystal on XA/XB pins for freerun/holdover stability and supports DCO mode with 0.001 ppb step size.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Jitter (rms) | 90 fs - meets stringent timing requirements for 100G/400G networking and SyncE systems |
| Input range (diff) | 8 kHz–750 MHz - accepts common telecom and datacom reference clocks without external conditioning |
| Output range (diff) | 100 Hz–1028 MHz - covers SONET/SDH, Ethernet, and broadcast video frequencies |
| Jitter BW | 0.1 Hz–4 kHz - digitally selectable to balance input jitter rejection vs. wander tracking |
| SyncE compliance | ITU-T G.8262 EEC Option 1 & 2 - certified for carrier-grade synchronous Ethernet applications |
| Supply voltages | VDD = 1.8 V ±5%, VDDA = 3.3 V ±5% - enables low-power, mixed-voltage system integration |
| Temp range | –40 °C to +85 °C - qualified for industrial and telecom infrastructure environments |
Pinout & Package
SI5345B-B04273-GMR is housed in a 64-QFN package (9×9 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per Skyworks Si5345 Rev D datasheet Section 9 (Pin Descriptions).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0–IN3 | Input clock receivers | Support differential (LVDS/LVPECL/CML) or single-ended LVCMOS; enable automatic/manual switching with hitless capability |
| OUT0–OUT9 | Programmable clock outputs | Configurable for LVDS, LVPECL, LVCMOS, CML, HCSL; independent supply pins (VDDOx) allow mixed-output voltage operation |
| XA/XB | Crystal oscillator interface | Accepts 25–54 MHz fundamental-mode crystal; internal load caps eliminate external components |
| SCL/SDA | I²C serial interface | Two-wire control for configuration, monitoring, and NVM programming; supports hot-plug initialization |
| INTRb | Interrupt output | Active-low open-drain flag indicating LOS/OOF/LOL events; enables real-time fault response in carrier systems |
| RSTb | Hardware reset | Asynchronous active-low pin forcing hard reset to NVM-stored configuration - critical for field recovery |
Key Features
| Feature | Design Value |
|---|---|
| Any-frequency synthesis | Generates arbitrary output frequencies from any input via fractional-N DSPLL + MultiSynth dividers - eliminates need for multiple fixed-ratio PLLs |
| Hitless input switching | Prevents phase transients when switching between fractionally related inputs (e.g., 155.52 MHz ↔ 622.08 MHz) - essential for hitless protection switching in OTN |
| Programmable jitter BW | Digital selection from 0.1 Hz to 4 kHz allows precise trade-off between jitter attenuation and wander tracking per ITU-T G.8262 requirements |
| Holdover with history averaging | Stores 120 s of locked frequency history; calculates final holdover frequency from programmable window - minimizes phase jump during reference loss |
| In-circuit NVM | OTP memory retains full configuration across power cycles - guarantees known startup state without host processor involvement |
Applications
| OTN Transponders | Carrier Ethernet Switches |
|---|---|
Use Scenario: Line-card timing in 100G/400G OTN muxponders requiring synchronization across multiple client interfaces (e.g., OTU4, CPRI, eCPRI). IC Role / Device Role / Timing Role: Jitter attenuator and multi-frequency clock generator providing clean, phase-aligned clocks to SerDes, FEC, and MAC layers. Use Value: 90 fs rms jitter ensures BER < 10⁻¹² at 100G+ line rates; G.8262 compliance guarantees interoperability in multi-vendor optical networks. | Use Scenario: Synchronous Ethernet distribution in metro aggregation switches supporting IEEE 1588 PTP and ITU-T G.8262 timing hierarchy. IC Role / Device Role / Timing Role: Primary timing engine delivering EEC-compliant clocks to PHYs, switch fabric, and timing-aware control processors. Use Value: Programmable jitter attenuation bandwidth (0.1 Hz) enables optimal wander filtering for SyncE; holdover stability preserves timing integrity during reference loss. |
| Broadcast Video Infrastructure | Test & Measurement Equipment |
Use Scenario: Genlock and frame-synchronized clock generation in 4K/8K video routers, converters, and IP media gateways. IC Role / Device Role / Timing Role: Low-jitter clock multiplier generating SMPTE ST 2059-2–compliant 10 MHz, 27 MHz, and 74.25 MHz references from GPSDO or atomic sources. Use Value: Ultra-low 90 fs jitter prevents visible artifacts in high-resolution video; LVDS/LVPECL outputs drive long backplane traces with minimal skew. | Use Scenario: Reference clock source in high-precision oscilloscopes, bit-error-rate testers, and signal analyzers requiring sub-picosecond timing stability. IC Role / Device Role / Timing Role: Jitter-cleaned master oscillator enabling accurate timebase calibration and low-noise sampling clock generation. Use Value: Meets stringent jitter specs for >60 GHz sampling systems; DCO mode (0.001 ppb step) supports fine frequency sweeps and calibration routines. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar jitter attenuator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5345A-B04272-GMR | Same 10-output 64-QFN package; supports full 0.001–1028 MHz output range with integer+fractional synthesis | Broadest frequency flexibility; suitable where >350 MHz outputs required (e.g., 100G KR4, PCIe Gen4) | Select when full-bandwidth synthesis is needed; SI5345B-B04273-GMR is optimized for cost-sensitive SyncE deployments capped at 350 MHz |
| LTC6957-3IUF#PBF | 5-output, 3.3 V only; max output 350 MHz; jitter 110 fs rms; no NVM; SPI-only interface | Lacks holdover, automatic input switching, and G.8262 certification - limited to lab/test environments | Consider only for non-carrier applications where NVM, hitless switching, and SyncE compliance are not required |
Compared with SI5345A-B04272-GMR, SI5345B-B04273-GMR trades full-bandwidth synthesis for tighter cost control in SyncE-limited use cases; versus LTC6957-3IUF#PBF, it adds carrier-grade reliability features (NVM, holdover, G.8262) at higher integration density and lower system-level BOM count.
Availability
SI5345B-B04273-GMR is available at Aetrix Electronics and suitable for OTN transponders, carrier Ethernet switches, and broadcast video infrastructure requiring stable component supply, long-term lifecycle assurance, and G.8262-compliant timing performance.
Supply support for SI5345B-B04273-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog semiconductors, specializing in RF, timing, and precision analog solutions for communications, automotive, and industrial markets.
The Si5345 family is engineered for high-reliability telecom and datacom infrastructure, delivering jitter-attenuated, multi-frequency clock generation with carrier-grade holdover and SyncE compliance - directly addressing the timing integrity demands of 100G+ optical transport and packet networks.
FAQ
What is the maximum differential output frequency supported by the SI5345B-B04273-GMR?
The SI5345B-B04273-GMR supports differential output frequencies up to 1028 MHz. This specification is confirmed in the Si5345/44/42 Rev D datasheet Section 1. Features List and applies to all Si5345 variants including SI5345B-B04273-GMR. The device achieves this using its MultiSynth™ fractional-N dividers and programmable output drivers compatible with LVDS, LVPECL, and CML standards.
Does the SI5345B-B04273-GMR meet ITU-T G.8262 requirements for Synchronous Ethernet?
Yes, the SI5345B-B04273-GMR meets ITU-T G.8262 EEC Option 1 and Option 2 specifications for Synchronous Ethernet equipment clocks. This compliance is explicitly stated in the Si5345/44/42 Rev D datasheet Features List and verified through Skyworks' characterization across temperature and voltage ranges. The device's programmable jitter attenuation bandwidth (0.1 Hz–4 kHz) enables precise tuning to meet EEC mask requirements.
How does the holdover functionality work in the SI5345B-B04273-GMR?
The SI5345B-B04273-GMR stores up to 120 seconds of historical frequency data while locked to a valid input. Upon reference loss, it calculates a final holdover frequency from a programmable window within that history - minimizing phase disturbance. The holdover stability depends on the external 25–54 MHz crystal connected to XA/XB, and the device supports ramped exit to smoothly transition back to locked mode when reference returns.
Can the SI5345B-B04273-GMR perform hitless switching between input clocks?
Yes, the SI5345B-B04273-GMR supports hitless input switching between clocks with fixed phase relationships (e.g., exact or fractional frequency ratios). When enabled, the DSPLL absorbs phase differences during switching rather than propagating them to outputs - preventing glitches in downstream SerDes or PHYs. This feature is validated in the datasheet Section 3.7.3 and requires proper configuration of the DSPLL loop bandwidth and input qualification settings.
What package type and footprint does the SI5345B-B04273-GMR use?
The SI5345B-B04273-GMR uses a 64-pin QFN package measuring 9×9 mm with 0.5 mm pitch and an exposed thermal pad. This matches the Si5345-specific package outline in the datasheet Section 10.1. The footprint is compatible with standard PCB assembly processes and includes dedicated ground and power pads for optimal thermal and electrical performance in high-density timing modules.
SI5345B-B04273-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5345B-B04273-GMR FAQ
1.How can I place an order for SI5345B-B04273-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5345B-B04273-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5345B-B04273-GMR reliable?
The price and inventory of SI5345B-B04273-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5345B-B04273-GMR is usually 5 days.
3.What payment methods are accepted for SI5345B-B04273-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5345B-B04273-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5345B-B04273-GMR?
SI5345B-B04273-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5345B-B04273-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5345B-B04273-GMR?
For technical support, including SI5345B-B04273-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5345B-B04273-GMR requirements.
6.How does Aetrix verify that SI5345B-B04273-GMR is sourced from the original manufacturer or authorized distributors?
All SI5345B-B04273-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5345B-B04273-GMR meets industry standards.
7.What is the process for return or replacement of SI5345B-B04273-GMR?
All SI5345B-B04273-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5345B-B04273-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5345B-B04273-GMR part is unused and in its original packaging.
Return procedure for SI5345B-B04273-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5345B-B04273-GMR Tags
-
CD74HCT4046AM96
Texas Instruments
-
MC14046BDWR2G
onsemi
-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments
-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.
-
CY2305SXI-1T
Infineon Technologies
-
570BILFT
Renesas
-
CDCE913PWR
Texas Instruments
-
CY2305SXI-1HT
Infineon Technologies
-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
