Skyworks Solutions Inc. SI5345B-B04706-GMR
- Part No.:
- SI5345B-B04706-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5345B-B04706-GMR.pdf
- Description:
- IC CLK MULTIPLIER ATTENUATOR
- Quantity:
- Payment:

- Shipping:

Inventory:3,459
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5345B-B04706-GMR from Skyworks is a 10-channel, any-frequency jitter attenuator/clock multiplier with fourth-generation DSPLL™ and MultiSynth™ architecture. It delivers ultra-low 90 fs rms jitter, supports differential inputs up to 750 MHz and outputs up to 1028 MHz, and operates in free-run, locked, or holdover modes - deployed in SyncE-compliant carrier Ethernet switches and OTN transponders.
For engineers reviewing the SI5345B-B04706-GMR datasheet, SI5345B-B04706-GMR pinout, SI5345B-B04706-GMR application, or SI5345B-B04706-GMR equivalent, key selection considerations include its G.8262 EEC Option 1/2 compliance, programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), 64-QFN 9×9 mm package, I²C/SPI configurability, and factory-programmed frequency plan B04706.
Technical Context
The SI5345B-B04706-GMR implements a digitally controlled DSPLL with fractional input dividers (P), high-resolution MultiSynth output dividers (N), and integer R-dividers to generate precise output frequencies from any valid input. Its loop bandwidth is fully programmable (0.1 Hz–4 kHz) for application-specific jitter filtering without analog loop filter components.
It supports hitless switching between fractionally related inputs, glitchless transitions across ±500 ppm frequency offsets, and ramped holdover exit using user-defined slew rates (0.2–40,000 ppm/s). The device integrates on-chip crystal oscillator circuitry with internal 2×CL loading for 25–54 MHz XTALs and provides status monitoring (LOS/OOF/LOL) via dedicated flags and INTRb pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Jitter (rms) | 90 fs - meets stringent ITU-T G.8262 EEC Option 1 & 2 requirements for SyncE line cards |
| Input range (diff) | 8 kHz–750 MHz - accepts SONET/SDH, Ethernet, and broadcast video reference clocks |
| Output range (diff) | 100 Hz–1028 MHz - covers 10G/100G Ethernet, OTN, and CPRI frequencies |
| Jitter BW control | 0.1 Hz–4 kHz digital setting - enables optimization for wander suppression or phase noise rejection |
| Crystal support | 25–54 MHz - internal 2×CL loading eliminates external caps; 48–54 MHz recommended for best jitter |
| Supply voltages | VDD = 1.8 V ±5%, VDDA = 3.3 V ±5% - dual-domain power enables low-noise analog core and robust I/O |
| Temp range | –40 °C to +85 °C - qualified for industrial and telecom infrastructure environments |
Pinout & Package
SI5345B-B04706-GMR is housed in a 64-pin QFN package (9 mm × 9 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Si5345 datasheet Rev D, Section 9 "Pin Descriptions".
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0–IN3 | Differential/single-ended clock inputs | Four configurable inputs supporting automatic/manual switching; IN3 serves as FB_IN in zero-delay mode |
| OUT0–OUT9 | Programmable clock outputs | 10 independent outputs with LVDS/LVPECL/LVCMOS/CML/HCSL format selection and amplitude control |
| XA/XB | Crytal/resonator terminals | Connects 25–54 MHz fundamental-mode crystal; internal 2×CL loading eliminates external capacitors |
| SCL/SDA | I²C serial interface | Two-wire bus for configuration and status readback; supports hot-plug and in-system programming |
| INTRb | Interrupt output | Active-low open-drain flag indicating LOS/OOF/LOL events; enables real-time fault monitoring |
Key Features
| Feature | Design Value |
|---|---|
| Any-frequency synthesis | Generates arbitrary output frequencies from any input via fractional P/N/R dividers - no external PLL ICs needed |
| G.8262 SyncE compliance | Fully meets EEC Option 1 and 2 specs - validated for carrier-grade Ethernet timing applications |
| Hitless input switching | Eliminates phase transients when switching between fractionally related clocks - critical for seamless network failover |
| Integrated crystal oscillator | On-die OSC with programmable CL eliminates external load caps and reduces board area/noise coupling |
| In-circuit NVM programming | Factory- or field-programmable OTP memory ensures known startup state - no external config EEPROM required |
Applications
| OTN Transponders | Carrier Ethernet Switches |
|---|---|
Use Scenario: Line-side timing recovery and multi-rate clock generation in 100G/400G OTN muxponders. IC Role / Device Role / Timing Role: Jitter attenuator and clock multiplier synchronizing client-facing and line-facing SerDes lanes. Use Value: 90 fs rms jitter ensures BER <1e−12 under stressed optical conditions; programmable bandwidth suppresses packet-induced wander. | Use Scenario: Synchronous Ethernet distribution across distributed switch fabric with redundant timing sources. IC Role / Device Role / Timing Role: G.8262-compliant timing engine providing EEC Option 1/2 clocks to PHYs and MACs. Use Value: Automatic hitless switchover between primary/backup SyncE inputs maintains sub-50 ns phase continuity during link failure. |
| Broadcast Video Systems | Test & Measurement Equipment |
Use Scenario: Genlock and frame-synchronized clocking across SDI routers, converters, and IP media gateways. IC Role / Device Role / Timing Role: Low-jitter master clock generator with multiple synchronized outputs for video processing pipelines. Use Value: Ultra-low 90 fs jitter prevents visible artifacts in 4K/8K UHD video; LVDS/HCSL outputs drive long trace lengths without degradation. | Use Scenario: Reference clock source in high-precision oscilloscopes, bit error rate testers, and signal analyzers. IC Role / Device Role / Timing Role: Programmable jitter cleaner and frequency translator for instrument calibration and stimulus generation. Use Value: Digitally tunable loop bandwidth (0.1 Hz–4 kHz) enables optimized phase noise vs. tracking trade-offs per test profile. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar jitter attenuator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5345A-B04706-GMR | Supports full 0.001–1028 MHz output range with integer+fractional synthesis; SI5345B is limited to 0.001–350 MHz | Required for >350 MHz outputs (e.g., 100G KR4, CPRI Option 3); SI5345B suffices for SyncE, OTN, and broadcast below 350 MHz | Select SI5345A only if outputs above 350 MHz are needed; SI5345B offers cost and power advantage for sub-350 MHz use cases |
| LMK04832RHAR | 3.15 GHz max output, dual-loop architecture, higher power (1.2 W typical), no integrated crystal oscillator | Used in RF sampling, radar, and high-speed data converter timing where >1 GHz outputs or ultra-low close-in phase noise are required | Choose LMK04832 for >1 GHz outputs or when external OCXO reference is preferred; SI5345B integrates crystal and targets telecom/datacom cost-performance balance |
Compared with Si5345A-B04706-GMR, SI5345B-B04706-GMR trades maximum output frequency (350 MHz vs. 1028 MHz) for lower power and cost while retaining identical jitter, SyncE compliance, and feature set below 350 MHz; versus LMK04832RHAR, it offers integrated crystal, lower power, and simpler layout at the expense of maximum frequency and ultra-low offset phase noise.
Availability
SI5345B-B04706-GMR is available at Aetrix Electronics and suitable for carrier Ethernet switches, OTN transponders, broadcast video systems, and test equipment requiring stable component supply, long-term lifecycle support, and factory-programmed timing configurations.
Supply support for SI5345B-B04706-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for communications, automotive, and industrial markets.
The Si5345 family is designed as a high-performance, software-configurable jitter attenuator/clock multiplier platform targeting telecom infrastructure, enterprise networking, and precision timing applications where ultra-low jitter and SyncE compliance are mandatory.
FAQ
What is the factory-programmed configuration for SI5345B-B04706-GMR?
The "B04706" suffix indicates a Skyworks factory-programmed configuration stored in on-chip OTP NVM. This specific variant is preconfigured for a defined set of input/output frequencies, loop bandwidth, and output formats - enabling immediate operation without external programming. SI5345B-B04706-GMR powers up with this exact configuration every time, eliminating boot-time initialization delays in mission-critical systems.
Does SI5345B-B04706-GMR support G.8262 Synchronous Ethernet compliance?
Yes, SI5345B-B04706-GMR meets ITU-T G.8262 EEC Option 1 and Option 2 specifications for Enhanced Equipment Clocks. Its 90 fs rms jitter, programmable loop bandwidth (0.1 Hz–4 kHz), and holdover stability with integrated crystal ensure full compliance in carrier Ethernet line cards and switches - verified per Skyworks Si5345/44/42 Rev D datasheet Section 1.1 and Table 5.1.
Can SI5345B-B04706-GMR operate without an external crystal?
No - SI5345B-B04706-GMR requires an external 25–54 MHz fundamental-mode crystal connected to XA/XB pins. The device integrates internal 2×CL loading capacitance, so no external load capacitors are needed. While an external REFCLK may be used instead, the SI5345B-B04706-GMR configuration relies on the crystal for free-run and holdover mode stability, and Skyworks validates jitter performance specifically with crystal reference.
What are the supported communication interfaces for configuring SI5345B-B04706-GMR?
SI5345B-B04706-GMR supports both I²C (SCL/SDA) and SPI (SCLK/SDIO/CSb) serial interfaces for register access, status monitoring, and in-circuit reprogramming. The interface mode is selected at power-up via hardware pin strapping or default configuration. ClockBuilder Pro software fully supports both interfaces, and SI5345B-B04706-GMR retains its factory-programmed state unless explicitly overwritten via either bus.
How does SI5345B-B04706-GMR handle input clock failures in telecom applications?
Upon input clock failure, SI5345B-B04706-GMR automatically enters holdover mode using up to 120 seconds of averaged historical frequency data to compute a stable output frequency. Its programmable holdover window and ramped exit (0.2–40,000 ppm/s) minimize phase disturbance during recovery. Status flags (LOL, OOF) and INTRb pin provide real-time fault indication - essential for meeting ITU-T G.8262 holdover stability requirements in carrier networks.
SI5345B-B04706-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5345B-B04706-GMR FAQ
1.How can I place an order for SI5345B-B04706-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5345B-B04706-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5345B-B04706-GMR reliable?
The price and inventory of SI5345B-B04706-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5345B-B04706-GMR is usually 5 days.
3.What payment methods are accepted for SI5345B-B04706-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5345B-B04706-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5345B-B04706-GMR?
SI5345B-B04706-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5345B-B04706-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5345B-B04706-GMR?
For technical support, including SI5345B-B04706-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5345B-B04706-GMR requirements.
6.How does Aetrix verify that SI5345B-B04706-GMR is sourced from the original manufacturer or authorized distributors?
All SI5345B-B04706-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5345B-B04706-GMR meets industry standards.
7.What is the process for return or replacement of SI5345B-B04706-GMR?
All SI5345B-B04706-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5345B-B04706-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5345B-B04706-GMR part is unused and in its original packaging.
Return procedure for SI5345B-B04706-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5345B-B04706-GMR Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

