My Inquiry
My Account
Skyworks Solutions Inc. SI5345B-B04707-GMR
- Part No.:
- SI5345B-B04707-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5345B-B04707-GMR.pdf
- Description:
- IC CLK MULTIPLIER ATTENUATOR
- Quantity:
- Payment:
- Shipping:
Inventory:3,304
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5345B-B04707-GMR from Skyworks is a 10-channel, any-frequency jitter attenuator and clock multiplier IC featuring fourth-generation DSPLL™ and MultiSynth™ architectures. It delivers ultra-low 90 fs rms jitter, supports differential input frequencies up to 750 MHz and differential outputs up to 1028 MHz, and operates in free-run, locked, or holdover modes - enabling precise timing recovery in carrier-grade Synchronous Ethernet line cards.
For engineers reviewing the SI5345B-B04707-GMR datasheet, SI5345B-B04707-GMR pinout, SI5345B-B04707-GMR application, or SI5345B-B04707-GMR equivalent, key selection considerations include its G.8262 EEC Option 1/2 compliance, programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), 64-QFN 9×9 mm package with integrated loop filter, and support for hitless/ramped/glitchless input switching in OTN and 100G networking systems.
Technical Context
The SI5345B-B04707-GMR implements a digitally controlled DSPLL with fractional input dividers (P) and MultiSynth output dividers (N/R) to enable any-frequency synthesis from any input frequency. Its architecture supports simultaneous integer and fractional synthesis modes, with full integration of the loop filter on-die to eliminate external component noise coupling.
It features three operational states - locked (phase- and frequency-locked to selected input), holdover (averaged historical frequency tracking over up to 120 s), and freerun (crystal-referenced) - and includes status monitoring for LOS, OOF, and LOL across four inputs and ten outputs, all configurable via I²C/SPI with on-chip NVM.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Jitter (RMS) | 90 fs rms - meets stringent ITU-T G.8262 EEC Option 1/2 requirements for SyncE applications |
| Input Range (Diff) | 8 kHz–750 MHz - supports wideband reference clocks including SONET/SDH and OTN gapped signals |
| Output Range (Diff) | 100 Hz–1028 MHz - enables direct generation of 100G Ethernet, CPRI, and PCIe Gen5 clocks |
| Jitter BW | 0.1 Hz–4 kHz - digitally programmable for optimal phase noise/jitter trade-off per application |
| Supply Voltages | VDD = 1.8 V ±5%, VDDA = 3.3 V ±5% - supports low-power mixed-signal operation with independent output supply pins |
| Package | 64-QFN 9×9 mm - thermally enhanced, RoHS-6 compliant footprint with exposed thermal pad |
| Temp Range | –40 °C to +85 °C - qualified for industrial and telecom infrastructure environments |
Pinout & Package
The SI5345B-B04707-GMR is housed in a 64-pin QFN package (9 mm × 9 mm, 0.5 mm pitch) with an exposed thermal pad. Pin functions are defined per Skyworks Si5345 Rev D datasheet Section 9 (Pin Descriptions).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0–IN3 | Differential/LVCMOS clock inputs | Four selectable reference inputs supporting hitless, ramped, or glitchless switching between plesiochronous or gapped sources |
| OUT0–OUT9 | Configurable clock outputs | 10 independently programmable outputs supporting LVDS, LVPECL, LVCMOS, CML, HCSL with amplitude control |
| XA/XB | Crytal oscillator terminals | Connects 25–54 MHz fundamental-mode crystal; internal load caps eliminate external components |
| SCL/SDA | I²C serial interface | Two-wire bus for configuration, status readback, and NVM programming without requiring SPI hardware |
| RSTb | Hardware reset input | Active-low asynchronous reset that reloads NVM defaults and reinitializes DSPLL state machine |
Key Features
| Feature | Design Value |
|---|---|
| Any-frequency synthesis | Generates arbitrary output frequencies from any input frequency using fractional P/N/R dividers - eliminates need for multiple discrete oscillators |
| Hitless input switching | Preserves output phase continuity when switching between fractionally related inputs - critical for zero-downtime network failover |
| Programmable holdover | Stores 120 s of historical lock frequency data and computes averaged holdover value with user-defined window/delay - minimizes phase disturbance during input loss |
| DCO mode | Enables fine frequency tuning down to 0.001 ppb step size via FINC/FDEC pins or register writes - supports dynamic wander correction in SyncE |
| Status monitoring | Dedicated LOS/OOF/LOL flags and INTRb interrupt pin - enables real-time fault detection and autonomous system recovery |
Applications
| OTN Muxponders | 100G Carrier Ethernet |
|---|---|
Use Scenario: Aggregating multiple client-side 10G/25G signals into a single 100G OTU4 line rate with strict jitter accumulation limits. IC Role / Device Role / Timing Role: Jitter attenuator and multi-rate clock multiplier providing clean, synchronized clocks to SerDes and FEC blocks. Use Value: 90 fs rms jitter ensures compliance with ITU-T G.709 OTU4 mask and prevents BER degradation across cascaded muxponders. | Use Scenario: Line card timing in metro/core routers requiring G.8262-compliant SyncE distribution with automatic holdover during reference loss. IC Role / Device Role / Timing Role: Primary timing IC delivering EEC Option 1/2-compliant clocks to PHYs, MACs, and packet processors. Use Value: Programmable jitter attenuation bandwidth and 120-second holdover history enable seamless switchover and <±0.01 ppm wander in pizza-box deployments. |
| Broadcast Video Sync | Test & Measurement |
Use Scenario: Genlock and frame synchronization across SDI, ST 2110, and IP video processing units in live production switchers. IC Role / Device Role / Timing Role: Multi-output jitter cleaner generating SMPTE 2059-2–compliant PTP grandmaster clocks and video reference signals. Use Value: Ten independent outputs with LVDS/HCSL/LVCMOS support allow concurrent delivery of 10 MHz, 27 MHz, 74.25 MHz, and 148.5 MHz references from one device. | Use Scenario: High-precision signal source calibration in bit-error-rate testers (BERTs) and oscilloscopes requiring sub-100-fs jitter clocks. IC Role / Device Role / Timing Role: Ultra-low-jitter clock generator and jitter injection platform via DCO mode and programmable loop bandwidth. Use Value: 0.001 ppb DCO step resolution and 0.1 Hz–4 kHz jitter BW tuning enable repeatable, traceable jitter stress testing per IEEE 1149.1 and OIF CEI standards. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar jitter attenuator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5345A-B04707-GMR | Supports full 0.001–1028 MHz output range with integer+fractional synthesis; SI5345B is limited to ≤350 MHz outputs | Required for >350 MHz outputs (e.g., 100G KR4, PCIe Gen5); SI5345B suffices for SyncE, OTU4, and broadcast video | Select SI5345A only if outputs above 350 MHz are needed; SI5345B offers identical jitter, package, and feature set within its frequency range |
| LTC6957-3#PBF | 5-output jitter cleaner with fixed 3.3 V supply, no NVM, and 115 fs rms jitter; lacks holdover, DCO, or gapped-clock support | Suitable for simpler instrumentation or FPGA clocking where holdover and multi-input redundancy are unnecessary | Choose LTC6957-3 only for cost-sensitive, low-channel-count designs without telecom-grade reliability requirements |
Compared with SI5345A-B04707-GMR, the SI5345B-B04707-GMR trades maximum output frequency (≤350 MHz vs. ≤1028 MHz) for identical jitter performance, holdover intelligence, and pin compatibility - making it optimal for SyncE, OTN, and broadcast systems where high-frequency outputs are not required. Versus LTC6957-3#PBF, it adds NVM, multi-input redundancy, and G.8262 compliance at higher channel count and lower jitter.
Availability
SI5345B-B04707-GMR is available at Aetrix Electronics and suitable for OTN muxponders, 100G carrier Ethernet switches, and broadcast video synchronizers requiring stable component supply, long-term lifecycle assurance, and factory-programmed configuration traceability.
Supply support for SI5345B-B04707-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure, automotive, and mobile markets.
The SI5345B-B04707-GMR belongs to Skyworks' Si5345 family of jitter-attenuating clock multipliers, engineered specifically for carrier-class timing in Synchronous Ethernet, OTN, and high-speed data center interconnects where ultra-low jitter and robust holdover are mandatory.
FAQ
What is the maximum differential input frequency supported by the SI5345B-B04707-GMR?
The SI5345B-B04707-GMR supports differential input frequencies from 8 kHz to 750 MHz, as specified in the Si5345/44/42 Rev D datasheet. This range accommodates SONET/SDH OC-192, OTN OTU4, and 100G Ethernet reference clocks. The SI5345B-B04707-GMR maintains full functionality across this band, including hitless switching and gapped-clock locking, without de-rating.
Does the SI5345B-B04707-GMR meet ITU-T G.8262 Synchronous Ethernet standards?
Yes, the SI5345B-B04707-GMR meets both EEC Option 1 and EEC Option 2 requirements per ITU-T G.8262. Its 90 fs rms jitter, programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), and intelligent holdover algorithm ensure compliance in both locked and holdover modes - validated in Skyworks' SyncE reference designs and third-party lab reports.
Can the SI5345B-B04707-GMR operate without an external crystal?
No, the SI5345B-B04707-GMR requires an external 25–54 MHz crystal connected to XA/XB pins for freerun and holdover mode stability. While it accepts external REFCLK on XA/XB, the crystal is mandatory for achieving 90 fs rms jitter and meeting G.8262 wander specifications. The SI5345B-B04707-GMR integrates internal load capacitors, eliminating need for external CL components.
How many outputs does the SI5345B-B04707-GMR provide, and what signal formats are supported?
The SI5345B-B04707-GMR provides 10 fully independent outputs (OUT0–OUT9), each configurable for LVDS, LVPECL, LVCMOS, CML, or HCSL signaling with programmable amplitude and common-mode voltage. Each output has dedicated supply pins (3.3 V, 2.5 V, or 1.8 V), enabling mixed-voltage board designs without level shifters - a capability confirmed in the Si5345B-B04707-GMR datasheet Table 1.1 and Section 3.9.
Is the SI5345B-B04707-GMR pin-compatible with other Si5345 variants like SI5345A or SI5345C?
Yes, the SI5345B-B04707-GMR is pin-compatible with all Si5345 variants (A/C/D) in the 64-QFN 9×9 mm package, including identical pinout, power sequencing, and thermal pad layout. Differences are limited to firmware-configured frequency range and synthesis mode (integer-only for C/D), not hardware interface - verified in Skyworks' Ordering Guide and Package Outline documents.
SI5345B-B04707-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5345B-B04707-GMR FAQ
1.How can I place an order for SI5345B-B04707-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5345B-B04707-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5345B-B04707-GMR reliable?
The price and inventory of SI5345B-B04707-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5345B-B04707-GMR is usually 5 days.
3.What payment methods are accepted for SI5345B-B04707-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5345B-B04707-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5345B-B04707-GMR?
SI5345B-B04707-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5345B-B04707-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5345B-B04707-GMR?
For technical support, including SI5345B-B04707-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5345B-B04707-GMR requirements.
6.How does Aetrix verify that SI5345B-B04707-GMR is sourced from the original manufacturer or authorized distributors?
All SI5345B-B04707-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5345B-B04707-GMR meets industry standards.
7.What is the process for return or replacement of SI5345B-B04707-GMR?
All SI5345B-B04707-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5345B-B04707-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5345B-B04707-GMR part is unused and in its original packaging.
Return procedure for SI5345B-B04707-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5345B-B04707-GMR Tags
-
CD74HCT4046AM96
Texas Instruments
-
MC14046BDWR2G
onsemi
-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments
-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.
-
CY2305SXI-1T
Infineon Technologies
-
570BILFT
Renesas
-
CDCE913PWR
Texas Instruments
-
CY2305SXI-1HT
Infineon Technologies
-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
