Skyworks Solutions Inc. SI5345B-B04736-GMR
- Part No.:
- SI5345B-B04736-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5345B-B04736-GMR.pdf
- Description:
- IC CLK MULTIPLIER ATTENUATOR
- Quantity:
- Payment:

- Shipping:

Inventory:1,143
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5345B-B04736-GMR from Skyworks is a 10-channel, any-frequency jitter attenuator/clock multiplier featuring fourth-generation DSPLL™ and MultiSynth™ architectures. It delivers ultra-low 90 fs rms jitter, supports differential input frequencies up to 750 MHz and differential outputs up to 1028 MHz, and operates in free-run, locked, or holdover modes - deployed in Synchronous Ethernet line cards and OTN transponders.
For engineers reviewing the SI5345B-B04736-GMR datasheet, SI5345B-B04736-GMR pinout, SI5345B-B04736-GMR application, or SI5345B-B04736-GMR equivalent, key selection considerations include its G.8262 EEC Option 1/2 compliance, programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), 64-QFN 9×9 mm package, I²C/SPI configurability, and factory-programmed NVM configuration for known-power-up behavior.
Technical Context
The SI5345B-B04736-GMR implements a digitally controlled DSPLL with fully integrated loop filter and programmable loop bandwidth (0.1 Hz–4 kHz), enabling precise jitter filtering and phase noise optimization. Its MultiSynth architecture supports fractional-N synthesis across all 10 outputs, with independent integer (R) and fractional (N) division per channel.
It features hitless and ramped input switching between four differential/LVCMOS inputs, status monitoring (LOS/OOF/LOL), and DCO mode with 0.001 ppb step resolution. Core supply is 1.8 V ±5% (VDD), analog supply 3.3 V ±5% (VDDA), and output supplies support 1.8 V/2.5 V/3.3 V independently.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Jitter (rms) | 90 fs - meets stringent SyncE EEC Option 1/2 requirements for telecom timing |
| Input range (diff) | 8 kHz–750 MHz - accepts SONET/SDH, Ethernet, and gapped reference clocks |
| Output range (diff) | 100 Hz–1028 MHz - covers 10G/100G Ethernet, OTN, and broadcast video rates |
| Jitter BW control | 0.1 Hz–4 kHz digital setting - enables application-specific noise shaping and wander suppression |
| DSPLL modes | Free-run, locked, holdover - ensures continuous timing during input failure with <120 s history averaging |
| Crystal support | 25–54 MHz external XTAL - internal loading caps eliminate external components and reduce noise coupling |
| Interface | I²C or SPI - enables in-circuit programming of OTP NVM for field reconfiguration |
Pinout & Package
SI5345B-B04736-GMR is housed in a 64-pin QFN package (9 mm × 9 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Si5345 pinout documentation (Rev D, Section 9).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0–IN3 | Differential/LVCMOS clock inputs | Four selectable reference sources; support automatic/manual switching and gapped clock lock |
| OUT0–OUT9 | Programmable clock outputs | 10 independent outputs configurable as LVDS/LVPECL/LVCMOS/CML/HCSL with amplitude control |
| XA/XB | Crytal oscillator terminals | Connects 25–54 MHz fundamental-mode crystal; internal load caps eliminate external components |
| VDD/VDDA | Core/analog power supplies | VDD = 1.8 V ±5%; VDDA = 3.3 V ±5%; independent decoupling required per datasheet layout guidelines |
| IN_SEL[1:0] | Manual input select control | Two-pin binary encoding for selecting IN0–IN2; IN3 reserved when zero-delay mode enabled |
| INTRb | Interrupt output | Open-drain flag indicating LOS/OOF/LOL events; supports real-time fault monitoring |
Key Features
| Feature | Design Value |
|---|---|
| Any-frequency synthesis | Generates arbitrary output frequencies from any input via fractional-N MultiSynth + DSPLL - eliminates need for multiple discrete oscillators |
| Hitless input switching | Preserves output phase continuity when switching between fractionally related inputs - critical for hitless network failover |
| Programmable holdover | Uses 120 s of stored frequency history with user-defined window/delay to minimize phase disturbance during input loss |
| DCO mode resolution | 0.001 ppb frequency step size - enables fine-grained timing adjustments for packet network synchronization |
| SyncE compliance | Fully meets ITU-T G.8262 EEC Option 1 and 2 - validated for Carrier Ethernet and OTN timing applications |
Applications
| OTN Transponders | Synchronous Ethernet Line Cards |
|---|---|
Use Scenario: Timing recovery and jitter cleaning for 100G/400G OTN muxponders handling multiple client interfaces (e.g., 10GE, 25GE, OTU4). IC Role / Device Role / Timing Role: Jitter attenuator and multi-rate clock multiplier providing clean, phase-aligned clocks to SerDes and FEC blocks. Use Value: 90 fs rms jitter ensures BER <1e-12 at 100G+ data rates; programmable holdover maintains timing integrity during upstream reference loss. | Use Scenario: Primary timing engine in Carrier Ethernet switches requiring ITU-T G.8262 compliance and seamless input failover. IC Role / Device Role / Timing Role: Synchronous Ethernet clock generator with EEC Option 1/2 validation, supporting both free-run and locked operation. Use Value: Digital jitter bandwidth control (0.1 Hz–4 kHz) optimizes wander rejection for SyncE; automatic hitless switching prevents packet loss during reference switchover. |
| Broadcast Video Infrastructure | Test & Measurement Equipment |
Use Scenario: Reference clock distribution in SDI/ST 2110 IP video routers and frame synchronizers requiring sub-100 fs jitter. IC Role / Device Role / Timing Role: Low-jitter clock multiplier generating SMPTE-compliant 27 MHz, 74.25 MHz, and 148.5 MHz outputs from a single input. Use Value: Ultra-low 90 fs rms jitter preserves video signal integrity; LVDS/LVPECL/HCSL compatibility supports mixed-interface video hardware. | Use Scenario: Clock source in high-precision oscilloscopes and bit-error-rate testers needing stable, programmable multi-frequency references. IC Role / Device Role / Timing Role: Configurable jitter attenuator providing traceable, low-phase-noise clocks across DC–1 GHz range. Use Value: Factory-programmed NVM ensures repeatable power-up configuration; SPI interface allows dynamic reprogramming during calibration sequences. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar jitter attenuator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5345A-B04736-GMR | Supports full 0.001–1028 MHz output range with integer+fractional synthesis; SI5345B is limited to ≤350 MHz output | Required for >350 MHz outputs (e.g., 100G KR4, PCIe Gen4); SI5345B suffices for SyncE, OTN, and broadcast below 350 MHz | Select SI5345B-B04736-GMR when output frequencies stay ≤350 MHz - lower cost, same pinout and feature set otherwise |
| LMK04832ISQE/NOPB | TI dual-loop jitter cleaner; 3.1 fs integrated jitter (12 kHz–20 MHz), but only 14 outputs max and no native G.8262 EEC validation | Used in RF and instrumentation where ultra-low broadband jitter dominates; lacks built-in SyncE certification and holdover history averaging | Choose LMK04832 for sub-5 fs broadband jitter needs; SI5345B-B04736-GMR preferred for telecom-certified holdover and EEC compliance |
Compared with Si5345A-B04736-GMR, SI5345B-B04736-GMR trades maximum output frequency (≤350 MHz vs. ≤1028 MHz) for cost efficiency while retaining identical jitter performance, package, and SyncE compliance - making it optimal for Synchronous Ethernet and OTN applications where outputs remain below 350 MHz. Against LMK04832, it offers certified holdover and EEC validation at higher integrated jitter but broader telecom applicability.
Availability
SI5345B-B04736-GMR is available at Aetrix Electronics and suitable for Synchronous Ethernet line cards, OTN transponders, broadcast video infrastructure, and test equipment requiring stable component supply, long-term lifecycle support, and G.8262-compliant timing solutions.
Supply support for SI5345B-B04736-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog ICs.
The Si5345 family is designed specifically for high-performance telecom and datacom timing applications - delivering jitter attenuation, multi-rate clock multiplication, and ITU-T G.8262 compliance in a single IC.
FAQ
What is the maximum differential output frequency supported by SI5345B-B04736-GMR?
The SI5345B-B04736-GMR supports differential output frequencies up to 350 MHz. This is defined by its "B" variant designation in the Si5345 ordering guide (Rev D), distinguishing it from the "A" variant (up to 1028 MHz). The 350 MHz limit applies regardless of output format (LVDS/LVPECL/CML) and is verified in the device's electrical specifications table.
Does SI5345B-B04736-GMR meet ITU-T G.8262 Synchronous Ethernet standards?
Yes, SI5345B-B04736-GMR meets ITU-T G.8262 EEC Option 1 and Option 2 requirements. This compliance is explicitly stated in the Si5345/44/42 Rev D Data Sheet Features List and validated through Skyworks' characterization across temperature and voltage ranges. It enables deployment in Carrier Ethernet switches and OTN systems requiring certified timing engines.
Can SI5345B-B04736-GMR operate without an external crystal?
No - SI5345B-B04736-GMR requires an external 25–54 MHz crystal connected to XA/XB pins for freerun and holdover mode stability. While it can accept an external REFCLK instead, the datasheet recommends a crystal for optimal jitter performance and BOM simplicity. The internal oscillator (OSC) depends on this reference for phase noise and holdover accuracy.
How many clock inputs and outputs does SI5345B-B04736-GMR provide?
SI5345B-B04736-GMR provides 4 clock inputs (IN0–IN3) and 10 clock outputs (OUT0–OUT9), consistent with the Si5345 product family definition. All inputs accept differential or LVCMOS signals; all outputs support LVDS, LVPECL, LVCMOS, CML, or HCSL formats with programmable amplitude and common-mode voltage.
Is SI5345B-B04736-GMR pin-compatible with other Si5345 variants like SI5345A?
Yes - SI5345B-B04736-GMR is pin-compatible with all Si5345 variants (A/C/D) in the 64-QFN 9×9 mm package. The "B" suffix denotes the 0.001–350 MHz output frequency range and integer+fractional synthesis capability, but shares identical pinout, power sequencing, and register map with SI5345A-B04736-GMR and SI5345C-B04736-GMR.
SI5345B-B04736-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5345B-B04736-GMR FAQ
1.How can I place an order for SI5345B-B04736-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5345B-B04736-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5345B-B04736-GMR reliable?
The price and inventory of SI5345B-B04736-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5345B-B04736-GMR is usually 5 days.
3.What payment methods are accepted for SI5345B-B04736-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5345B-B04736-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5345B-B04736-GMR?
SI5345B-B04736-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5345B-B04736-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5345B-B04736-GMR?
For technical support, including SI5345B-B04736-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5345B-B04736-GMR requirements.
6.How does Aetrix verify that SI5345B-B04736-GMR is sourced from the original manufacturer or authorized distributors?
All SI5345B-B04736-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5345B-B04736-GMR meets industry standards.
7.What is the process for return or replacement of SI5345B-B04736-GMR?
All SI5345B-B04736-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5345B-B04736-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5345B-B04736-GMR part is unused and in its original packaging.
Return procedure for SI5345B-B04736-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5345B-B04736-GMR Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

