My Inquiry
My Account
Skyworks Solutions Inc. SI5345B-B04742-GMR
- Part No.:
- SI5345B-B04742-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5345B-B04742-GMR.pdf
- Description:
- IC CLK MULTIPLIER ATTENUATOR
- Quantity:
- Payment:
- Shipping:
Inventory:2,804
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5345B-B04742-GMR from Skyworks is a 10-channel, any-frequency jitter attenuator/clock multiplier featuring fourth-generation DSPLL™ and MultiSynth™ technologies. It delivers ultra-low 90 fs rms jitter, supports differential inputs up to 750 MHz and outputs up to 1028 MHz, and operates in free-run, synchronous, or holdover modes - enabling precise clock synthesis for Synchronous Ethernet line cards.
For engineers reviewing the SI5345B-B04742-GMR datasheet, SI5345B-B04742-GMR pinout, SI5345B-B04742-GMR application, or SI5345B-B04742-GMR equivalent, key selection considerations include its G.8262 EEC Option 1/2 compliance, programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), 64-QFN 9×9 mm package, and support for LVDS/LVPECL/LVCMOS/CML/HCSL output formats with independent supply pins.
Technical Context
The SI5345B-B04742-GMR implements a digitally controlled DSPLL architecture with fractional input dividers (P) and MultiSynth output dividers (N), enabling hitless switching between fractionally related input clocks and glitchless on-the-fly output frequency changes. Its fully integrated loop filter eliminates external component noise coupling risks.
It supports three operational modes - locked (phase- and frequency-locked to selected input), freerun (crystal-referenced), and holdover (averaged historical frequency retention up to 120 s) - with programmable holdover window size and delay, plus Fastlock mode for accelerated lock acquisition using temporary higher loop bandwidth (100 Hz–4 kHz).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Jitter (RMS) | 90 fs rms - meets stringent SyncE EEC Option 1/2 requirements for telecom timing applications. |
| Input Range (Diff) | 8 kHz–750 MHz - accepts wideband reference clocks including SONET/SDH and OTN signals. |
| Output Range (Diff) | 100 Hz–1028 MHz - enables generation of Ethernet, PCIe, and CPRI frequencies from single device. |
| Jitter BW Control | 0.1 Hz–4 kHz digital programming - allows application-level optimization of jitter filtering vs. transient response. |
| Supply Voltages | VDD = 1.8 V ±5%, VDDA = 3.3 V ±5% - supports low-power core logic and high-swing analog clock paths. |
| Output Formats | LVDS, LVPECL, LVCMOS, CML, HCSL - configurable per-output with programmable amplitude and common-mode voltage. |
| Crystal Support | 25–54 MHz external XTAL - internal loading capacitors eliminate need for external caps, reducing BOM and layout sensitivity. |
Pinout & Package
The SI5345B-B04742-GMR is housed in a 64-pin QFN package measuring 9×9 mm with 0.5 mm pitch and exposed thermal pad. Pin functions are validated per Skyworks Si5345 64-QFN pinout specification (Rev D datasheet, Section 9).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0–IN3 | Differential/single-ended clock inputs | Four selectable reference inputs; IN3 serves as FB_IN in zero-delay mode. |
| OUT0–OUT9 | Programmable clock outputs | 10 independent outputs routed via crosspoint switch; each configurable for format, amplitude, and termination. |
| XA/XB | Crytal oscillator terminals | Connects 25–54 MHz fundamental-mode crystal; internal CL eliminates external caps. |
| SCL/SDA | I²C serial interface | Two-wire control bus for configuration and status monitoring; supports hot-plug operation. |
| INTRb | Interrupt output | Open-drain flag indicating LOS, OOF, or LOL events; enables real-time fault detection without polling. |
Key Features
| Feature | Design Value |
|---|---|
| Any-frequency synthesis | Generates arbitrary output frequencies from any input frequency using fractional P/N/R dividers - eliminates need for multiple fixed-ratio PLLs. |
| Hitless input switching | Preserves output phase continuity when switching between fractionally related inputs - critical for hitless protection switching in carrier networks. |
| Programmable holdover | Stores 120 s of historical frequency data and computes averaged holdover value from user-defined window - minimizes phase jump during reference loss. |
| DCO mode | Enables fine frequency tuning down to 0.001 ppb step size via FINC/FDEC pins or register writes - supports precise wander correction in SyncE systems. |
| Zero-delay mode | Configures IN3 as feedback input to align output phase with input - satisfies deterministic latency requirements in packet-processing pipelines. |
Applications
| OTN Muxponders | 100GbE Synchronous Ethernet |
|---|---|
Use Scenario: Aggregating multiple client-side OTN signals into a single line-side wavelength with strict jitter and wander limits. IC Role / Device Role / Timing Role: Jitter attenuator and multi-frequency clock generator providing clean, synchronized clocks to SerDes, FEC, and mapping logic. Use Value: Meets ITU-T G.8262 EEC Option 2 wander specifications while supporting 10+ independent line rates (e.g., 10.709 Gbps, 43.018 Gbps) from one device. | Use Scenario: Clocking 100GbE MAC/PHY interfaces in carrier-grade switches requiring SyncE compliance and hitless switchover. IC Role / Device Role / Timing Role: Primary timing IC delivering EEC-compliant clocks with automatic input failover and holdover stability. Use Value: Maintains <±4.6 ppm frequency accuracy during holdover using averaged historical data, satisfying G.8262 Class C requirements. |
| Broadcast Video Timing | Test & Measurement Instruments |
Use Scenario: Generating genlock, frame sync, and pixel clocks across SDI, HDMI, and IP video processing subsystems. IC Role / Device Role / Timing Role: Multi-output jitter cleaner synchronizing disparate video domain clocks to a common reference. Use Value: 90 fs rms jitter ensures sub-picosecond timing precision required for 4K/8K video sampling and lip-sync accuracy. | Use Scenario: Providing ultra-low-jitter sampling clocks and trigger references in high-resolution oscilloscopes and signal analyzers. IC Role / Device Role / Timing Role: Precision clock source with programmable jitter bandwidth and DCO fine-tuning for calibration and sweep synchronization. Use Value: Enables <1 ps RMS time-interval error in time-domain measurements by suppressing phase noise floor below 100 kHz offset. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar jitter attenuator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5345A-B04742-GMR | Supports full 0.001–1028 MHz output range with integer + fractional synthesis; SI5345B is limited to ≤350 MHz. | Required for >350 MHz outputs (e.g., 100G CAUI-4, CPRI Option 10); SI5345B suffices for SyncE, OTN, and broadcast video. | Select SI5345A only if outputs above 350 MHz are needed; SI5345B offers cost and power advantage for sub-350 MHz use cases. |
| LMK04832ISQE/NOPB | 3.1 GHz max output, dual-loop architecture, integrated LDOs; higher power, larger 64-VQFN package. | Better suited for RF sampling and JESD204B where >1 GHz clocks and ultra-low close-in phase noise are critical. | Choose LMK04832 for mixed-signal test equipment needing >1 GHz outputs; SI5345B preferred for telecom infrastructure with tighter jitter specs at lower frequencies. |
Compared with SI5345A-B04742-GMR, the SI5345B-B04742-GMR trades maximum output frequency (≤350 MHz vs. ≤1028 MHz) for optimized jitter performance and lower power in sub-350 MHz SyncE and OTN applications; versus LMK04832, it provides superior integrated jitter attenuation (90 fs vs. 110 fs) in telecom-aligned frequency bands with simpler power sequencing.
Availability
SI5345B-B04742-GMR is available at Aetrix Electronics and suitable for OTN muxponders, 100GbE Synchronous Ethernet switches, and broadcast video infrastructure requiring stable component supply, long-term lifecycle assurance, and G.8262-compliant timing performance.
Supply support for SI5345B-B04742-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for communications, industrial, and automotive markets.
The SI5345B-B04742-GMR belongs to Skyworks' Si5345 family of jitter-attenuating clock multipliers, designed specifically for high-reliability telecom infrastructure requiring ITU-T G.8262 compliance, hitless switchover, and deterministic holdover behavior.
FAQ
What is the maximum output frequency supported by the SI5345B-B04742-GMR?
The SI5345B-B04742-GMR supports a maximum differential output frequency of 350 MHz, as defined in Skyworks' Ordering Guide for Si5345B variants. This is lower than the Si5345A's 1028 MHz limit but optimized for jitter performance in SyncE and OTN applications where frequencies typically remain below 350 MHz. The part uses integer-only synthesis in this range.
Does the SI5345B-B04742-GMR meet ITU-T G.8262 requirements?
Yes, the SI5345B-B04742-GMR meets ITU-T G.8262 EEC Option 1 and Option 2 specifications for Synchronous Ethernet equipment clocks. Its 90 fs rms jitter, programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), and robust holdover algorithm ensure compliance under both locked and holdover conditions as verified in Skyworks' characterization reports.
How is the SI5345B-B04742-GMR configured and programmed?
The SI5345B-B04742-GMR is configured via I²C or SPI interface and stores settings in on-chip non-volatile memory (NVM). Skyworks' ClockBuilder Pro™ software generates register maps and configuration files; factory preprogrammed units (e.g., SI5345B-B04742-GMR) ship with validated timing plans loaded into NVM, enabling immediate power-up operation without host intervention.
What package type and thermal characteristics does the SI5345B-B04742-GMR use?
The SI5345B-B04742-GMR uses a 64-pin QFN package measuring 9×9 mm with 0.5 mm pitch and an exposed thermal pad. It operates across –40°C to +85°C ambient temperature, with thermal resistance θJA = 30°C/W (typical) and θJC = 3.5°C/W (typical), enabling reliable operation in dense telecom line card environments without forced airflow.
Can the SI5345B-B04742-GMR operate without an external crystal?
No - the SI5345B-B04742-GMR requires a 25–54 MHz fundamental-mode crystal connected to XA/XB pins for freerun and holdover mode stability. While it accepts external REFCLK on XA/XB, crystal operation is mandatory for achieving specified 90 fs rms jitter and G.8262 compliance; TCXO may be used in pizza-box SyncE applications requiring ultra-stable holdover.
SI5345B-B04742-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5345B-B04742-GMR FAQ
1.How can I place an order for SI5345B-B04742-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5345B-B04742-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5345B-B04742-GMR reliable?
The price and inventory of SI5345B-B04742-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5345B-B04742-GMR is usually 5 days.
3.What payment methods are accepted for SI5345B-B04742-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5345B-B04742-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5345B-B04742-GMR?
SI5345B-B04742-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5345B-B04742-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5345B-B04742-GMR?
For technical support, including SI5345B-B04742-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5345B-B04742-GMR requirements.
6.How does Aetrix verify that SI5345B-B04742-GMR is sourced from the original manufacturer or authorized distributors?
All SI5345B-B04742-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5345B-B04742-GMR meets industry standards.
7.What is the process for return or replacement of SI5345B-B04742-GMR?
All SI5345B-B04742-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5345B-B04742-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5345B-B04742-GMR part is unused and in its original packaging.
Return procedure for SI5345B-B04742-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5345B-B04742-GMR Tags
-
CD74HCT4046AM96
Texas Instruments
-
MC14046BDWR2G
onsemi
-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments
-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.
-
CY2305SXI-1T
Infineon Technologies
-
570BILFT
Renesas
-
CDCE913PWR
Texas Instruments
-
CY2305SXI-1HT
Infineon Technologies
-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
