Skyworks Solutions Inc. SI5345B-B04869-GMR
- Part No.:
- SI5345B-B04869-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5345B-B04869-GMR.pdf
- Description:
- IC CLK MULTIPLIER ATTENUATOR
- Quantity:
- Payment:

- Shipping:

Inventory:1,275
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5345B-B04869-GMR from Skyworks is a 10-channel, any-frequency jitter attenuator/clock multiplier featuring fourth-generation DSPLL™ and MultiSynth™ technologies. It delivers ultra-low 90 fs rms jitter, supports differential input up to 750 MHz and differential output up to 1028 MHz, and operates in free-run, synchronous, or holdover modes with programmable jitter attenuation bandwidth (0.1 Hz–4 kHz). It is used in ITU-T G.8262-compliant Synchronous Ethernet line cards.
For engineers reviewing the SI5345B-B04869-GMR datasheet, SI5345B-B04869-GMR pinout, SI5345B-B04869-GMR application, or SI5345B-B04869-GMR equivalent, key selection considerations include its 4-input/10-output configuration, 64-QFN 9×9 mm package, G.8262 EEC Option 1/2 compliance, I²C/SPI programmability with on-chip NVM, and support for LVDS/LVPECL/LVCMOS/CML/HCSL output formats with programmable amplitude.
Technical Context
The SI5345B-B04869-GMR implements a digitally controlled DSPLL architecture with fractional input dividers (P), integer/fractional MultiSynth output dividers (N), and configurable R-divider stages. Its loop bandwidth is fully programmable from 0.1 Hz to 4 kHz, enabling precise jitter filtering tailored to SyncE or OTN applications.
It integrates hitless and glitchless input switching, ramped holdover exit, DCO mode with 0.001 ppb step size, and status monitoring (LOS/OOF/LOL). Input clock qualification, automatic priority-based selection, and gapped-clock locking are implemented via on-chip state machines - all configurable via I²C or SPI interface with factory-programmable NVM.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output channels | 10 independent, crosspoint-routed outputs with per-channel format and voltage selection |
| Jitter (rms) | 90 fs rms - meets stringent ITU-T G.8262 EEC Option 1 & 2 requirements for SyncE |
| Input frequency range | Differential: 8 kHz–750 MHz; LVCMOS: 8 kHz–250 MHz - supports legacy and high-speed network clocks |
| Output frequency range | Differential: 100 Hz–1028 MHz; LVCMOS: 100 Hz–250 MHz - covers SONET/SDH, Ethernet, and broadcast video rates |
| Jitter attenuation BW | Digitally programmable 0.1 Hz–4 kHz - enables optimization for wander vs. jitter trade-offs in telecom systems |
| Supply voltages | VDD = 1.8 V ±5%; VDDA = 3.3 V ±5%; independent output supply pins (1.8/2.5/3.3 V) - supports mixed-signal board integration |
| Interface & memory | I²C or SPI serial control; in-circuit programmable OTP NVM - ensures known power-up state without external config EEPROM |
Pinout & Package
SI5345B-B04869-GMR is housed in a 64-pin QFN package measuring 9×9 mm with 0.5 mm pitch and exposed thermal pad. The package supports standard reflow profiles and provides low-inductance ground paths critical for sub-100-fs jitter performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0–IN3 | Primary clock inputs | Accept differential (LVDS/LVPECL/CML) or single-ended LVCMOS; support hitless/ramped/glitchless switching |
| XA/XB | Crystal reference oscillator terminals | Connect 25–54 MHz fundamental-mode crystal; internal load caps eliminate external components |
| OUT0–OUT9 | Programmable clock outputs | Configurable for LVDS/LVPECL/LVCMOS/CML/HCSL; each has independent amplitude, common-mode, and enable control |
| SDA/SCL or MOSI/MISO/SCLK/CS | Serial interface | Dual-mode I²C or SPI; allows in-system programming and real-time status readback |
| INTRb | Interrupt output | Open-drain flag for LOS/OOF/LOL events - enables autonomous fault response without polling |
| RSTb | Hardware reset | Asynchronous active-low pin forcing hard reset to NVM defaults - critical for field recovery |
Key Features
| Feature | Design Value |
|---|---|
| Any-frequency synthesis | Generates arbitrary output frequencies from any input using fractional P/N/R dividers - eliminates need for multiple discrete oscillators |
| G.8262 compliance | Fully meets EEC Option 1 and Option 2 phase noise and wander limits - certified for carrier-grade SyncE deployment |
| Holdover intelligence | Stores 120 s of historical lock data; calculates averaged holdover frequency from programmable window - minimizes phase jump on input failure |
| Zero-delay mode | Uses IN3 as FB_IN to align output phase with selected input - essential for deterministic latency in packet timing applications |
| DCO fine-tuning | 0.001 ppb frequency step resolution via FINC/FDEC pins or register - enables precise wander correction in metro networks |
Applications
| OTN Muxponder Timing | Synchronous Ethernet Line Card |
|---|---|
Use Scenario: Timing recovery and distribution in 100G/400G OTN muxponders where input clocks exhibit variable jitter and gaps. IC Role / Device Role / Timing Role: Jitter attenuator and multi-frequency clock generator synchronizing client-side and line-side interfaces. Use Value: 90 fs rms jitter enables error-free transport across cascaded OTN layers; gapped-clock locking maintains lock during frame alignment signals. | Use Scenario: Primary clock source in Carrier Ethernet switches requiring ITU-T G.8262 compliance and seamless failover. IC Role / Device Role / Timing Role: Stratum-3E-compliant jitter cleaner providing 10 synchronized outputs for SERDES, PHYs, and management processors. Use Value: Programmable 0.1 Hz loop bandwidth satisfies EEC Option 1 wander limits; automatic hitless switching prevents packet loss during input switchover. |
| Broadcast Video Sync | Test & Measurement Reference |
Use Scenario: Genlock and frame synchronization in 4K/8K video production switchers handling multiple SDI sources with varying timing stability. IC Role / Device Role / Timing Role: Multi-format clock synthesizer generating SMPTE ST 2059–2–compliant PTP grandmaster references. Use Value: LVDS/LVPECL/HCSL output flexibility drives diverse video PHYs; holdover stability preserves lip-sync during GPS signal loss. | Use Scenario: Ultra-low-jitter reference in high-resolution oscilloscopes and bit-error-rate testers requiring stable sampling clocks. IC Role / Device Role / Timing Role: Jitter-attenuated master oscillator distributing clean clocks to ADCs, DACs, and pattern generators. Use Value: 90 fs rms jitter directly improves effective number of bits (ENOB) in 12+ bit ADCs; integrated loop filter avoids PCB noise coupling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar jitter attenuator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5345A-D-GM1 | Same 4-in/10-out architecture but supports full 0.001–1028 MHz output range with integer+fractional synthesis; SI5345B-B04869-GMR is limited to ≤350 MHz outputs | Required for >350 MHz outputs (e.g., 10GBASE-R, CPRI); SI5345B-B04869-GMR suits sub-350 MHz SyncE/SONET | Select Si5345A-D-GM1 only if outputs above 350 MHz are needed; SI5345B-B04869-GMR offers cost and power advantage for lower-frequency deployments |
| LTC6955IUF#PBF | 5-output jitter cleaner with 115 fs rms jitter; no NVM; requires external loop filter; supports 10 MHz–3.1 GHz inputs | Used in RF test equipment and radar; lacks holdover, automatic input switching, and G.8262 certification | LTC6955IUF#PBF fits lab-grade instrumentation needing wideband inputs; SI5345B-B04869-GMR is preferred for telecom infrastructure with regulatory compliance and autonomous operation |
Compared with Si5345A-D-GM1, SI5345B-B04869-GMR trades maximum output frequency (≤350 MHz vs. ≤1028 MHz) for optimized cost and power in SyncE/OTN edge applications; versus LTC6955IUF#PBF, it adds telecom-grade reliability features - holdover, G.8262 compliance, and embedded NVM - at the expense of wider input bandwidth.
Availability
SI5345B-B04869-GMR is available at Aetrix Electronics and suitable for OTN muxponders, Synchronous Ethernet line cards, and broadcast video infrastructure requiring stable component supply, long-term lifecycle support, and G.8262-certified timing performance.
Supply support for SI5345B-B04869-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The Si5345 family is designed specifically for high-reliability telecom and datacom timing applications, delivering ultra-low jitter, G.8262 compliance, and autonomous holdover/failover - targeting carrier-grade network equipment manufacturers.
FAQ
What is the maximum output frequency supported by SI5345B-B04869-GMR?
The SI5345B-B04869-GMR supports a maximum differential output frequency of 350 MHz. This is defined by its "B" variant designation in the Si5345 ordering guide, distinguishing it from the "A" variant (up to 1028 MHz). The 350 MHz limit applies to all 10 outputs and is verified in the official Skyworks Si5345/44/42 Rev D Data Sheet, Table 2 - Ordering Guide. Applications requiring higher frequencies must use SI5345A-D-GM1 or equivalent.
Does SI5345B-B04869-GMR meet ITU-T G.8262 requirements?
Yes, SI5345B-B04869-GMR meets both EEC Option 1 and EEC Option 2 of ITU-T G.8262 for Synchronous Ethernet. This compliance is achieved through its ultra-low 90 fs rms jitter, programmable DSPLL loop bandwidth (0.1 Hz–4 kHz), and integrated holdover algorithm - all validated in Skyworks' characterization reports and explicitly stated in the Si5345/44/42 Rev D Data Sheet, Section 1 - Features List. It is certified for Stratum-3E timing applications.
How is SI5345B-B04869-GMR programmed, and does it retain settings after power cycle?
SI5345B-B04869-GMR is programmed via I²C or SPI interface using Skyworks' ClockBuilder Pro™ software and stores configuration in on-chip non-volatile OTP memory. This ensures SI5345B-B04869-GMR always powers up with its last programmed frequency plan and operational settings - no external EEPROM or boot firmware required. Factory preprogrammed variants (e.g., SI5345B-B04869-GMR) ship with configuration fused into NVM.
What package type and footprint does SI5345B-B04869-GMR use?
SI5345B-B04869-GMR uses a 64-pin QFN package with 9×9 mm body size and 0.5 mm pin pitch, including an exposed thermal pad. This matches the standard Si5345 mechanical outline documented in Skyworks' Si5345/44/42 Rev D Data Sheet, Section 10.1. The footprint complies with IPC-7351B density level B and supports standard lead-free reflow profiles.
Can SI5345B-B04869-GMR operate without an external crystal?
No - SI5345B-B04869-GMR requires an external 25–54 MHz fundamental-mode crystal connected to XA/XB pins for stable free-run and holdover operation. While it can accept an external REFCLK instead of a crystal, the datasheet recommends a crystal for optimal jitter performance. The internal oscillator (OSC) relies on this reference; omitting it prevents valid clock generation in freerun or holdover modes, though locked operation may still function if a valid input clock is present.
SI5345B-B04869-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5345B-B04869-GMR FAQ
1.How can I place an order for SI5345B-B04869-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5345B-B04869-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5345B-B04869-GMR reliable?
The price and inventory of SI5345B-B04869-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5345B-B04869-GMR is usually 5 days.
3.What payment methods are accepted for SI5345B-B04869-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5345B-B04869-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5345B-B04869-GMR?
SI5345B-B04869-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5345B-B04869-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5345B-B04869-GMR?
For technical support, including SI5345B-B04869-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5345B-B04869-GMR requirements.
6.How does Aetrix verify that SI5345B-B04869-GMR is sourced from the original manufacturer or authorized distributors?
All SI5345B-B04869-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5345B-B04869-GMR meets industry standards.
7.What is the process for return or replacement of SI5345B-B04869-GMR?
All SI5345B-B04869-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5345B-B04869-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5345B-B04869-GMR part is unused and in its original packaging.
Return procedure for SI5345B-B04869-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5345B-B04869-GMR Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

