Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5345B-B05408-GMR

Name: SI5345B-B05408-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5345B-B05408-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5345B-B05408-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5345B-B05408-GMR.pdf

Description:: IC CLK MULTIPLIER ATTENUATOR

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,972

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5345B-B05408-GMR from Skyworks is a 10-channel, any-frequency jitter attenuator/clock multiplier with fourth-generation DSPLL™ and MultiSynth™ architecture. It delivers ultra-low 90 fs rms jitter, supports differential inputs up to 750 MHz and outputs up to 1028 MHz, and operates in free-run, locked, or holdover modes - deployed in ITU-T G.8262 SyncE-compliant carrier Ethernet switches and OTN transponders.

For engineers reviewing the SI5345B-B05408-GMR datasheet, SI5345B-B05408-GMR pinout, SI5345B-B05408-GMR application, or SI5345B-B05408-GMR equivalent, key selection considerations include its 0.1–4 kHz digitally programmable jitter attenuation bandwidth, I²C/SPI configurability with on-chip NVM, LVDS/LVPECL/LVCMOS/CML/HCSL output compatibility, and support for hitless/ramped/glitchless input switching in telecom timing systems.

Technical Context

The SI5345B-B05408-GMR implements a fourth-generation DSPLL with fully integrated loop filter and digitally programmable loop bandwidth (0.1 Hz–4 kHz), enabling precise jitter filtering without external components. Its MultiSynth architecture uses fractional-N synthesis (Mn/Md) and integer/fractional output dividers (Nn/Nd, Rn) to generate any output frequency from any input frequency.

It features four configurable clock inputs (IN0–IN3), ten independent outputs (OUT0–OUT9), and dual reference paths: external crystal (25–54 MHz on XA/XB) for freerun/holdover stability, plus selectable input clocks for phase-locked operation. Status monitoring includes LOS, OOF, and LOL flags, and it supports zero-delay mode with FB_IN on IN3 when enabled.

Key Specifications

Parameter	Value and Actual Design Meaning
Jitter (rms)	90 fs - meets stringent ITU-T G.8262 EEC Option 1/2 for SyncE line cards
Input range (diff)	8 kHz–750 MHz - accepts SONET/SDH, Ethernet, and OTN reference clocks
Output range (diff)	100 Hz–1028 MHz - covers 10G/100G SERDES, PCIe Gen5, and CPRI/O-RAN frequencies
Jitter BW	0.1 Hz–4 kHz - digitally set per application to optimize wander vs. jitter suppression
Crystal range	25–54 MHz - internal load caps eliminate external capacitors; 48–54 MHz recommended for best jitter
Supply voltages	VDD = 1.8 V ±5%, VDDA = 3.3 V ±5% - enables low-power, mixed-signal timing in dense PCB layouts
Temp range	–40 °C to +85 °C - qualified for industrial and telecom equipment operating environments

Pinout & Package

SI5345B-B05408-GMR is housed in a 64-pin QFN package (9 × 9 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Si5345 Rev D datasheet Section 9 (Pin Descriptions).

Pin/Terminal	Circuit Role	Design Meaning
IN0–IN3	Primary clock inputs	Configurable as differential (LVDS/LVPECL/CML) or single-ended LVCMOS; support gapped clock lock and hitless switching
OUT0–OUT9	Programmable clock outputs	Each independently assigned to MultiSynth divider; support LVDS/LVPECL/LVCMOS/CML/HCSL with programmable amplitude and common-mode voltage
XA/XB	Crystal oscillator interface	Connects to 25–54 MHz fundamental-mode crystal; internal load caps eliminate external components
SCL/SDA	I²C control interface	Standard 100/400 kHz I²C bus; supports in-circuit programming and real-time status readback
INTRb	Interrupt output	Active-low open-drain flag indicating LOS/OOF/LOL events; enables autonomous fault response
RSTb	Hardware reset	Asynchronous active-low pin forcing hard reset - reloads NVM configuration and reinitializes DSPLL

Key Features

Feature	Design Value
Any-frequency synthesis	Generates arbitrary output frequencies from any input via fractional-N DSPLL + MultiSynth dividers - eliminates need for multiple fixed-ratio clock ICs
Digitally programmable jitter BW	0.1 Hz–4 kHz selection enables optimization for SyncE wander (low BW) or packet network jitter (higher BW) without hardware change
Hitless input switching	Preserves output phase continuity when switching between fractionally related inputs (e.g., 155.52 MHz ↔ 622.08 MHz) - critical for hitless protection switching in OTN
Holdover with programmable history window	Stores up to 120 s of locked frequency data; calculates holdover frequency from user-defined window - minimizes phase jump during reference loss
DCO mode	Enables fine frequency tuning (as low as 0.001 ppb step) via FINC/FDEC pins or register writes - supports dynamic frequency alignment in test & measurement

Applications

OTN Transponder Timing	SyncE Carrier Ethernet Switch
Use Scenario: Provides jitter-cleaned, phase-aligned clocks for OTN muxponders handling 100G/400G client-side interfaces and DWDM line-side framing. IC Role / Device Role / Timing Role: Jitter attenuator and multi-rate clock multiplier generating 155.52 MHz, 622.08 MHz, and 2.488 GHz from a single degraded reference. Use Value: Meets ITU-T G.783 and G.8251 mask requirements with 90 fs rms jitter, enabling error-free OTU-4/OTU-4e transport over long-haul fiber.	Use Scenario: Synchronizes distributed line cards in a modular carrier-grade switch supporting IEEE 1588v2 PTP and ITU-T G.8262 SyncE. IC Role / Device Role / Timing Role: Primary timing IC delivering EEC Option 1/2 compliant clocks to SERDES, PHYs, and packet processors across multiple blades. Use Value: Programmable 0.1 Hz loop bandwidth ensures sub-50 ns wander accumulation over 24 hours - satisfies G.8262 Class C requirements.
Broadcast Video Master Clock	Test & Measurement Signal Generator
Use Scenario: Generates genlock-capable SMPTE 2081/2082 reference clocks (e.g., 27 MHz, 74.25 MHz, 148.5 MHz) for UHD/8K video routers and frame synchronizers. IC Role / Device Role / Timing Role: Low-jitter clock source with zero-delay mode and ramped holdover exit to maintain lip-sync integrity during reference switchover. Use Value: <1 ps period jitter at 148.5 MHz ensures sub-pixel timing accuracy in 48G-SDI signal chains, preventing visible video artifacts.	Use Scenario: Enables agile, low-phase-noise clock generation in high-resolution arbitrary waveform generators and bit-error-rate testers. IC Role / Device Role / Timing Role: Programmable jitter attenuator and DCO with 0.001 ppb resolution used for swept-frequency calibration and jitter injection testing. Use Value: On-the-fly glitchless output frequency changes and fastlock acquisition (<100 ms to lock) accelerate automated test sequences without manual reconfiguration.

OTN Transponder Timing

SyncE Carrier Ethernet Switch

Use Scenario: Provides jitter-cleaned, phase-aligned clocks for OTN muxponders handling 100G/400G client-side interfaces and DWDM line-side framing.

IC Role / Device Role / Timing Role: Jitter attenuator and multi-rate clock multiplier generating 155.52 MHz, 622.08 MHz, and 2.488 GHz from a single degraded reference.

Use Value: Meets ITU-T G.783 and G.8251 mask requirements with 90 fs rms jitter, enabling error-free OTU-4/OTU-4e transport over long-haul fiber.

Use Scenario: Synchronizes distributed line cards in a modular carrier-grade switch supporting IEEE 1588v2 PTP and ITU-T G.8262 SyncE.

IC Role / Device Role / Timing Role: Primary timing IC delivering EEC Option 1/2 compliant clocks to SERDES, PHYs, and packet processors across multiple blades.

Use Value: Programmable 0.1 Hz loop bandwidth ensures sub-50 ns wander accumulation over 24 hours - satisfies G.8262 Class C requirements.

Broadcast Video Master Clock

Test & Measurement Signal Generator

Use Scenario: Generates genlock-capable SMPTE 2081/2082 reference clocks (e.g., 27 MHz, 74.25 MHz, 148.5 MHz) for UHD/8K video routers and frame synchronizers.

IC Role / Device Role / Timing Role: Low-jitter clock source with zero-delay mode and ramped holdover exit to maintain lip-sync integrity during reference switchover.

Use Value: <1 ps period jitter at 148.5 MHz ensures sub-pixel timing accuracy in 48G-SDI signal chains, preventing visible video artifacts.

Use Scenario: Enables agile, low-phase-noise clock generation in high-resolution arbitrary waveform generators and bit-error-rate testers.

IC Role / Device Role / Timing Role: Programmable jitter attenuator and DCO with 0.001 ppb resolution used for swept-frequency calibration and jitter injection testing.

Use Value: On-the-fly glitchless output frequency changes and fastlock acquisition (<100 ms to lock) accelerate automated test sequences without manual reconfiguration.

Equivalent & Alternatives

The following parts are listed as comparable options for similar jitter attenuator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5345A-B05408-GMR	Supports full 0.001–1028 MHz output range with integer+fractional synthesis; SI5345B is limited to ≤350 MHz output	Required for 100G KR4/100GAUI-2 SERDES (≥531.25 MHz) or PCIe Gen5 (≥16 GHz via multiplication)	Select SI5345A if outputs >350 MHz are needed; SI5345B-B05408-GMR is optimized for cost-sensitive ≤350 MHz SyncE/OTN use cases
LTC6957-3#PBF	Analog PLL-based jitter cleaner; 225 fs rms jitter, fixed 3.3 V supply, no NVM, no holdover mode	Lacks programmable holdover, automatic input switching, and SyncE compliance - suitable only for lab-grade instrumentation	Choose LTC6957-3#PBF only for non-telecom, single-input, low-complexity jitter cleaning where NVM and telecom features are unnecessary

Compared with SI5345A-B05408-GMR, SI5345B-B05408-GMR trades maximum output frequency (≤350 MHz vs. ≤1028 MHz) for lower cost and power in SyncE/OTN edge applications; versus LTC6957-3#PBF, it adds telecom-grade reliability, holdover autonomy, and field-programmability - making it suitable for unattended carrier infrastructure.

Availability

SI5345B-B05408-GMR is available at Aetrix Electronics and suitable for carrier Ethernet switches, OTN transponders, broadcast video infrastructure, and SyncE-compliant networking equipment requiring stable component supply across multi-year production cycles.

Supply support for SI5345B-B05408-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for communications, automotive, and industrial markets.

The SI5345 family is designed specifically for high-reliability telecom and datacom timing applications - delivering ultra-low jitter, programmable holdover, and SyncE compliance in a single-chip jitter attenuator/multiplier architecture.

FAQ

What is the maximum output frequency supported by SI5345B-B05408-GMR?

The SI5345B-B05408-GMR supports a maximum differential output frequency of 350 MHz, as defined in Skyworks' Ordering Guide for the "B" variant. This is lower than the SI5345A variant's 1028 MHz limit, reflecting its optimization for cost-sensitive SyncE and OTN edge applications where higher frequencies are not required. The SI5345B-B05408-GMR maintains full 90 fs rms jitter performance within this range.

Does SI5345B-B05408-GMR support ITU-T G.8262 Synchronous Ethernet compliance?

Yes, SI5345B-B05408-GMR meets ITU-T G.8262 EEC Option 1 and Option 2 requirements. Its programmable DSPLL loop bandwidth (0.1–4 kHz), holdover stability with crystal-referenced freerun mode, and low 90 fs rms jitter enable compliance in carrier Ethernet switches and line cards. Configuration for G.8262 is validated using Skyworks' ClockBuilder Pro software and factory preprogramming options.

How is the SI5345B-B05408-GMR configured - does it require external programming hardware?

No external programming hardware is required. SI5345B-B05408-GMR features in-circuit programmable OTP NVM and supports standard I²C or SPI interfaces. Configuration is performed using Skyworks' ClockBuilder Pro software, which generates register maps and supports direct write-to-device or factory preprogramming. Once programmed, SI5345B-B05408-GMR powers up with the stored configuration automatically.

What crystal frequency is recommended for optimal jitter performance with SI5345B-B05408-GMR?

Skyworks recommends a 48–54 MHz fundamental-mode crystal for SI5345B-B05408-GMR to achieve optimal jitter performance. The device integrates internal load capacitors, eliminating external caps and reducing noise coupling. Crystals outside this range (e.g., 25–47.999 MHz) are supported but yield higher output jitter. The crystal connects directly to XA/XB pins, and selection is controlled via register configuration.

Can SI5345B-B05408-GMR operate without an external crystal?

Yes - SI5345B-B05408-GMR can operate using an external REFCLK (single-ended or differential) applied to XA/XB instead of a crystal. In this mode, internal crystal load capacitors are disabled, and the PREF divider accommodates frequencies up to 54 MHz. However, crystal operation is preferred for freerun/holdover stability; REFCLK-only use sacrifices holdover capability and increases sensitivity to reference drift, limiting suitability to systems with always-available, high-stability input references.

SI5345B-B05408-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5345B-B05408-GMR FAQ

1.How can I place an order for SI5345B-B05408-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5345B-B05408-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5345B-B05408-GMR reliable?

The price and inventory of SI5345B-B05408-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5345B-B05408-GMR is usually 5 days.

3.What payment methods are accepted for SI5345B-B05408-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5345B-B05408-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5345B-B05408-GMR?

SI5345B-B05408-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5345B-B05408-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5345B-B05408-GMR?

For technical support, including SI5345B-B05408-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5345B-B05408-GMR requirements.

6.How does Aetrix verify that SI5345B-B05408-GMR is sourced from the original manufacturer or authorized distributors?

All SI5345B-B05408-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5345B-B05408-GMR meets industry standards.

7.What is the process for return or replacement of SI5345B-B05408-GMR?

All SI5345B-B05408-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5345B-B05408-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5345B-B05408-GMR part is unused and in its original packaging.

Return procedure for SI5345B-B05408-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…