My Inquiry
My Account
Skyworks Solutions Inc. SI5345B-B05419-GMR
- Part No.:
- SI5345B-B05419-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5345B-B05419-GMR.pdf
- Description:
- IC CLK MULTIPLIER ATTENUATOR
- Quantity:
- Payment:
- Shipping:
Inventory:3,441
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5345B-B05419-GMR from Skyworks is a 10-channel, any-frequency jitter attenuator/clock multiplier featuring fourth-generation DSPLL™ and MultiSynth™ technology. It delivers ultra-low 90 fs rms jitter, supports differential inputs up to 750 MHz and outputs up to 1028 MHz, and operates in free-run, locked, or holdover modes - deployed in OTN transponders and SyncE-compliant carrier Ethernet switches.
For engineers reviewing the SI5345B-B05419-GMR datasheet, SI5345B-B05419-GMR pinout, SI5345B-B05419-GMR application, or SI5345B-B05419-GMR equivalent, key selection considerations include its 0.1–4 kHz digitally programmable jitter attenuation bandwidth, G.8262 EEC Option 1/2 compliance, I²C/SPI configurability with on-chip NVM, and support for LVDS/LVPECL/LVCMOS/CML/HCSL output formats with programmable amplitude.
Technical Context
The SI5345B-B05419-GMR implements a fourth-generation DSPLL architecture with fractional input dividers (P), integer/fractional MultiSynth output dividers (N), and configurable R-divider stages to generate precise output frequencies from any valid input. Its loop filter is fully integrated, eliminating external components and noise coupling risks.
It supports hitless switching between fractionally related inputs, glitchless transitions across ±500 ppm frequency offsets, and ramped holdover exit using programmable slew rates (0.2–40,000 ppm/s). The device uses an internal oscillator with 25–54 MHz crystal reference (XA/XB) and provides status monitoring for LOS, OOF, and LOL conditions via dedicated flags and INTRb pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Jitter (RMS) | 90 fs - meets stringent SyncE EEC Option 1/2 phase noise requirements for telecom infrastructure |
| Input Range (Diff) | 8 kHz–750 MHz - accepts SONET/SDH, Ethernet, and broadcast video reference clocks |
| Output Range (Diff) | 100 Hz–1028 MHz - covers 10/40/100 GbE line rates and ITU-T G.8262 SyncE frequencies |
| Jitter BW | 0.1 Hz–4 kHz - digitally selectable to optimize attenuation vs. transient response per application |
| Crystal Reference | 25–54 MHz - enables stable free-run/holdover operation; 48–54 MHz recommended for best jitter |
| Supply Voltages | VDD = 1.8 V ±5%, VDDA = 3.3 V ±5% - supports low-power core and analog domains independently |
| Temp Range | –40 °C to +85 °C - qualified for industrial and telecom equipment operating environments |
Pinout & Package
SI5345B-B05419-GMR is housed in a 64-pin QFN package (9 × 9 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Si5345 pinout specification (Rev D, Section 9).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0–IN3 | Differential/single-ended clock inputs | Four configurable inputs supporting automatic/manual switching; IN3 serves as FB_IN in zero-delay mode |
| OUT0–OUT9 | Programmable clock outputs | 10 independent outputs with format selection (LVDS/LVPECL/LVCMOS/CML/HCSL) and amplitude control |
| XA/XB | Crytal oscillator terminals | Connects 25–54 MHz fundamental-mode crystal; internal load caps eliminate external components |
| SCL/SDA | I²C serial interface | Two-wire bus for configuration and status readback; supports hot-plug and in-circuit programming |
| INTRb | Interrupt output | Open-drain flag indicating LOS/OOF/LOL events; enables real-time fault monitoring without polling |
Key Features
| Feature | Design Value |
|---|---|
| Any-frequency synthesis | Generates arbitrary output frequencies from any input via fractional P/N/R dividers - eliminates need for multiple fixed-ratio PLLs |
| Hitless input switching | Preserves output phase continuity when switching between fractionally related inputs - critical for hitless protection switching in telecom |
| Programmable holdover | Uses 120-second frequency history window to compute averaged holdover frequency - minimizes phase disturbance during input loss |
| DCO mode | Enables fine frequency tuning (as low as 0.001 ppb step) via FINC/FDEC pins or register writes - supports timing calibration and wander correction |
| Zero-delay mode | Configures IN3 as feedback input to align output phase with selected input - satisfies deterministic latency requirements in test equipment |
Applications
| OTN Transponders | SyncE Carrier Switches |
|---|---|
Use Scenario: Aggregating 10G/100G client signals into OTN frames with strict jitter accumulation limits. IC Role / Device Role / Timing Role: Jitter attenuator and multi-rate clock multiplier providing clean, synchronized clocks to SerDes, FEC, and mapping logic. Use Value: 90 fs rms jitter ensures compliance with ITU-T G.709 and G.8251 mask requirements at line side. | Use Scenario: Synchronizing distributed Ethernet switch fabrics to a primary grandmaster clock in mobile backhaul networks. IC Role / Device Role / Timing Role: G.8262-compliant EEC Option 1/2 clock generator delivering traceable, low-wander timing to PHY and MAC layers. Use Value: Programmable jitter attenuation bandwidth (0.1–4 kHz) allows optimization for both short-term jitter filtering and long-term wander suppression. |
| Broadcast Video Gear | Test & Measurement Systems |
Use Scenario: Genlock and frame synchronization of SDI/ASI video processing modules requiring sub-ns phase stability. IC Role / Device Role / Timing Role: Low-jitter clock source generating SMPTE ST 2059-2–compliant 10 MHz, 27 MHz, and 74.25 MHz references. Use Value: Ultra-low 90 fs rms jitter prevents visible artifacts in high-resolution video transport and conversion paths. | Use Scenario: Providing calibrated, switchable clock sources for jitter tolerance testing of high-speed serial receivers. IC Role / Device Role / Timing Role: Programmable jitter injector and cleaner enabling repeatable stress testing of PCIe, USB, or SATA PHYs. Use Value: DCO mode with 0.001 ppb resolution supports precise wander injection and measurement traceability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar jitter attenuator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5345A-D-GM1 | Same 10-output 64-QFN package; supports full 0.001–1028 MHz output range with integer+fractional synthesis | Required where >350 MHz outputs (e.g., 100G KR4, CPRI) are needed | Select SI5345B-B05419-GMR only if all required outputs fall ≤350 MHz - reduces configuration complexity and cost |
| LTC6955IUF#PBF | 5-output jitter cleaner with 226 fs rms jitter; no on-chip NVM; requires external loop filter | Used in lower-channel-count, non-telecom applications where <100 fs jitter is not mandatory | Choose SI5345B-B05419-GMR when G.8262 compliance, 10 outputs, or integrated loop filter are required |
Compared with Si5345A-D-GM1, SI5345B-B05419-GMR trades maximum output frequency (350 MHz vs. 1028 MHz) for simplified configuration and lower power in mid-band applications; versus LTC6955IUF#PBF, it adds NVM, integrated filtering, and telecom-grade jitter performance at higher channel count.
Availability
SI5345B-B05419-GMR is available at Aetrix Electronics and suitable for OTN transponders, SyncE carrier switches, and broadcast video gear requiring stable component supply across extended production lifecycles.
Supply support for SI5345B-B05419-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The Si5345 family is designed for high-performance timing in telecom infrastructure, delivering jitter-attenuated, multi-frequency clock generation with integrated DSPLL and programmable NVM - targeting SyncE, OTN, and broadcast video systems.
FAQ
What is the maximum output frequency supported by SI5345B-B05419-GMR?
The SI5345B-B05419-GMR supports a maximum differential output frequency of 350 MHz, as defined by its "B" variant designation in the Si5345 ordering guide. This distinguishes it from the "A" variant (up to 1028 MHz) and reflects factory-programmed limitations on the MultiSynth divider range. All 10 outputs of SI5345B-B05419-GMR are constrained to this upper bound, making it optimized for applications such as 10G Ethernet, SyncE line cards, and broadcast video where higher frequencies are unnecessary.
Does SI5345B-B05419-GMR include non-volatile memory for configuration storage?
Yes, SI5345B-B05419-GMR integrates on-chip one-time-programmable (OTP) non-volatile memory (NVM) that retains the full frequency plan and operational settings. Upon power-up, the device automatically loads this configuration, eliminating boot-time initialization delays and external configuration EEPROM. This NVM is programmed in-circuit via I²C or SPI, and Skyworks' ClockBuilder Pro software generates the binary image used for factory or field programming of SI5345B-B05419-GMR.
How does SI5345B-B05419-GMR achieve G.8262 EEC Option 1 and 2 compliance?
SI5345B-B05419-GMR meets ITU-T G.8262 EEC Option 1 and 2 specifications through its ultra-low 90 fs rms jitter performance, digitally programmable jitter attenuation bandwidth (0.1–4 kHz), and robust holdover behavior using 120-second frequency history averaging. Its DSPLL architecture locks to input references with minimal added phase noise, and its integrated loop filter ensures stable, predictable transfer function - all validated per G.8262 Annex A test procedures. Compliance is inherent to the silicon design and does not require external components or firmware patches for SI5345B-B05419-GMR.
Can SI5345B-B05419-GMR operate without an external crystal?
No, SI5345B-B05419-GMR requires an external 25–54 MHz fundamental-mode crystal connected to XA/XB pins for stable free-run and holdover operation. While it can accept an external REFCLK instead of a crystal, doing so disables internal loading capacitors and mandates careful signal integrity design per Table 5.3 in the datasheet. For optimal jitter performance and simplified layout, Skyworks recommends using a 48–54 MHz crystal - a requirement explicitly stated for SI5345B-B05419-GMR in the Rev D data sheet.
What clock input configurations does SI5345B-B05419-GMR support?
SI5345B-B05419-GMR supports four clock inputs (IN0–IN3), each configurable as differential (LVDS/LVPECL/CML) or single-ended LVCMOS (3.3 V/2.5 V/1.8 V). Inputs accept frequencies from 8 kHz to 750 MHz (differential) or 8 kHz to 250 MHz (LVCMOS). Automatic input selection with priority-based switching, hitless switching between fractionally related sources, and glitchless switching across ±500 ppm offsets are all natively supported - all features confirmed for SI5345B-B05419-GMR in the Si5345/44/42 Rev D functional description.
SI5345B-B05419-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5345B-B05419-GMR FAQ
1.How can I place an order for SI5345B-B05419-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5345B-B05419-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5345B-B05419-GMR reliable?
The price and inventory of SI5345B-B05419-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5345B-B05419-GMR is usually 5 days.
3.What payment methods are accepted for SI5345B-B05419-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5345B-B05419-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5345B-B05419-GMR?
SI5345B-B05419-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5345B-B05419-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5345B-B05419-GMR?
For technical support, including SI5345B-B05419-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5345B-B05419-GMR requirements.
6.How does Aetrix verify that SI5345B-B05419-GMR is sourced from the original manufacturer or authorized distributors?
All SI5345B-B05419-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5345B-B05419-GMR meets industry standards.
7.What is the process for return or replacement of SI5345B-B05419-GMR?
All SI5345B-B05419-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5345B-B05419-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5345B-B05419-GMR part is unused and in its original packaging.
Return procedure for SI5345B-B05419-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5345B-B05419-GMR Tags
-
CD74HCT4046AM96
Texas Instruments
-
MC14046BDWR2G
onsemi
-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments
-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.
-
CY2305SXI-1T
Infineon Technologies
-
570BILFT
Renesas
-
CDCE913PWR
Texas Instruments
-
CY2305SXI-1HT
Infineon Technologies
-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
