Skyworks Solutions Inc. SI5345B-B05608-GMR
- Part No.:
- SI5345B-B05608-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5345B-B05608-GMR.pdf
- Description:
- IC CLK MULTIPLIER ATTENUATOR
- Quantity:
- Payment:

- Shipping:

Inventory:4,342
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5345B-B05608-GMR from Skyworks is a 10-channel, any-frequency jitter attenuator/clock multiplier IC with fourth-generation DSPLL™ and MultiSynth™ architecture. It delivers ultra-low 90 fs rms jitter, supports differential inputs up to 750 MHz and outputs up to 1028 MHz, and operates in free-run, locked, or holdover modes - deployed in ITU-T G.8262 SyncE-compliant carrier Ethernet switches and OTN transponders.
For engineers reviewing the SI5345B-B05608-GMR datasheet, SI5345B-B05608-GMR pinout, SI5345B-B05608-GMR application, or SI5345B-B05608-GMR equivalent, key selection criteria include programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), hitless input switching capability, DCO mode with 0.001 ppb step size, and support for LVDS/LVPECL/LVCMOS/CML/HCSL output formats with independent supply pins.
Technical Context
The SI5345B-B05608-GMR implements a digitally controlled DSPLL with fully integrated loop filter and programmable loop bandwidth (0.1 Hz–4 kHz), enabling precise jitter filtering without external components. Its MultiSynth™ dividers provide fractional and integer synthesis across all 10 outputs, each configurable for independent frequency, format, amplitude, and common-mode voltage.
It features automatic/manual input clock selection across four inputs (IN0–IN3), status monitoring (LOS/OOF/LOL), glitchless on-the-fly output frequency changes, and ramped holdover exit with user-selectable slew rates (0.2–40,000 ppm/s). The device uses in-circuit programmable OTP NVM and supports I²C/SPI configuration via ClockBuilder Pro™.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Jitter (rms) | 90 fs - meets stringent ITU-T G.8262 EEC Option 1/2 for SyncE applications |
| Input range (diff) | 8 kHz–750 MHz - supports SONET/SDH, OTN, and high-speed serial links |
| Output range (diff) | 100 Hz–1028 MHz - covers 1G/10G/100G Ethernet, PCIe Gen5, and CPRI/OBSAI |
| Jitter BW | 0.1 Hz–4 kHz - digitally programmable for optimal noise floor vs. tracking trade-off |
| DCO step size | 0.001 ppb - enables fine-grained frequency tuning for timing recovery and wander correction |
| Supply voltages | VDD = 1.8 V ±5%, VDDA = 3.3 V ±5% - dual-domain power for analog/digital isolation |
| Temp range | –40 °C to +85 °C - qualified for industrial and telecom infrastructure environments |
Pinout & Package
SI5345B-B05608-GMR is housed in a 64-pin QFN package (9 × 9 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Si5345 Rev D datasheet Section 9 (Pin Descriptions).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0–IN3 | Differential/single-ended clock inputs | Supports automatic/manual switching; IN3 serves as FB_IN in zero-delay mode |
| OUT0–OUT9 | Programmable clock outputs | Each independently configurable for LVDS/LVPECL/LVCMOS/CML/HCSL with amplitude and CMV control |
| XA/XB | Crytal oscillator terminals | Accepts 25–54 MHz fundamental-mode crystal; internal load caps eliminate external components |
| SCL/SDA | I²C interface | Two-wire serial control with address selectable via ADDR pins; supports hot-plug configuration |
| SCLK/MOSI/MISO/CSB | SPI interface | 4-wire SPI with daisy-chain capability; compatible with standard microcontroller peripherals |
| INTRb | Interrupt output | Open-drain flag for LOS/OOF/LOL events; enables real-time fault monitoring without polling |
Key Features
| Feature | Design Value |
|---|---|
| Any-frequency synthesis | Generates arbitrary output frequencies from any input using fractional P/N/R dividers - eliminates need for multiple discrete oscillators |
| Hitless input switching | Preserves phase continuity when switching between fractionally related clocks - critical for hitless protection switching in telecom line cards |
| Ramped holdover exit | Linear frequency ramp (0.2–40,000 ppm/s) avoids transient overshoot when reacquiring lock - ensures seamless sync recovery in SyncE networks |
| Integrated loop filter | On-chip analog filter eliminates external RC components and PCB layout sensitivity - improves jitter repeatability across units and temperatures |
| DCO mode | 0.001 ppb frequency step resolution enables precise wander compensation in packet-based timing systems |
Applications
| OTN Transponders | Carrier Ethernet Switches |
|---|---|
Use Scenario: Line-side clock regeneration in 100G/400G OTN muxponders requiring sub-100 fs jitter and G.8262 compliance. IC Role / Device Role / Timing Role: Jitter attenuator and multi-output clock multiplier synchronizing client-facing and line-facing SerDes lanes. Use Value: Enables deterministic latency and BER <1e−12 by cleaning up recovered clocks from OTU frames before distribution to FEC and mapping logic. | Use Scenario: Synchronous Ethernet (SyncE) timing engine in metro aggregation switches supporting IEEE 1588v2 and ITU-T G.8262. IC Role / Device Role / Timing Role: Primary timing IC providing EEC-compliant reference clocks to PHYs, MACs, and PTP hardware timestamping engines. Use Value: Delivers 90 fs rms jitter and programmable holdover stability - satisfies EEC Option 2 wander requirements during reference loss events. |
| Broadcast Video Infrastructure | Test & Measurement Equipment |
Use Scenario: Genlock and frame-synchronized clock distribution in SMPTE ST 2059–2 compliant IP video routers and signal processors. IC Role / Device Role / Timing Role: Multi-format clock generator producing SMPTE 274M (1080p60), 2084 (HDR), and AES67 audio clocks from a single reference. Use Value: Eliminates format-specific clock modules via software-defined outputs - reduces BOM count and simplifies firmware updates. | Use Scenario: Ultra-low-jitter sampling clock source in high-resolution oscilloscopes and bit error rate testers (BERTs). IC Role / Device Role / Timing Role: Jitter-attenuated master clock driving ADC/DAC front-ends and pattern generators. Use Value: Achieves 90 fs rms jitter floor - directly extends effective ENOB and measurement accuracy at multi-GHz sample rates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar jitter attenuator/clock multiplier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5345A-B05608-GMR | Supports full 0.001–1028 MHz output range with integer+fractional synthesis; SI5345B is limited to ≤350 MHz outputs | Required for >350 MHz outputs (e.g., 100G KR4, PCIe Gen4); SI5345B suffices for SyncE, OTN, and broadcast video below 350 MHz | Select SI5345A only if outputs above 350 MHz are needed; SI5345B offers identical jitter, features, and footprint for lower-frequency use cases |
| LMK04832RHAR | Triple PLL architecture with separate jitter cleaner + clock distributor; higher power (1.2 W vs. 0.75 W), no integrated crystal oscillator | Preferred in RF and radar where cascaded PLLs enable tighter loop BW control; lacks integrated XA/XB oscillator and NVM | Choose LMK04832 for applications needing ultra-narrowband jitter filtering (<0.01 Hz) or external TCXO integration; SI5345B provides lower-risk, single-chip SyncE solution |
Compared with SI5345A-B05608-GMR, SI5345B-B05608-GMR trades maximum output frequency (≤350 MHz) for identical jitter performance and feature set at lower cost - making it optimal for SyncE, OTN, and broadcast video where outputs stay below 350 MHz. Versus LMK04832RHAR, it integrates crystal oscillator and NVM but uses a single DSPLL instead of triple-loop architecture, reducing complexity and power for telecom timing applications.
Availability
SI5345B-B05608-GMR is available at Aetrix Electronics and suitable for carrier Ethernet switches, OTN transponders, broadcast video infrastructure, and test & measurement equipment requiring stable component supply, long-term lifecycle support, and G.8262-compliant timing performance.
Supply support for SI5345B-B05608-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The Si5345 family is designed as a high-performance, software-configurable jitter attenuator and clock multiplier targeting ITU-T G.8262 SyncE, OTN, and broadcast video timing infrastructure - emphasizing ultra-low jitter, field-programmability, and robust holdover operation.
FAQ
What is the maximum output frequency supported by SI5345B-B05608-GMR?
The SI5345B-B05608-GMR supports differential output frequencies up to 350 MHz, as specified in the Skyworks Si5345 Ordering Guide for "B" variant devices. This is distinct from the "A" variant (e.g., SI5345A-B05608-GMR), which supports up to 1028 MHz. The 350 MHz limit applies regardless of output format (LVDS, LVPECL, etc.) and is enforced by internal synthesis constraints.
Does SI5345B-B05608-GMR require an external crystal, and what frequency range is supported?
Yes, SI5345B-B05608-GMR requires an external crystal connected to XA/XB pins, supporting 25–54 MHz fundamental-mode crystals. Skyworks recommends 48–54 MHz for optimal jitter performance. Internal load capacitors eliminate need for external C-L components, simplifying layout and improving noise immunity compared to discrete oscillator solutions.
How does SI5345B-B05608-GMR achieve 90 fs rms jitter performance?
SI5345B-B05608-GMR achieves 90 fs rms jitter through fourth-generation DSPLL™ architecture with fully integrated loop filter, low-noise VCO design, and optimized MultiSynth™ fractional dividers. Measured per IEEE 1149.1 at 12 kHz–20 MHz offset, this performance is maintained across all 10 outputs simultaneously when configured per datasheet guidelines and using recommended 48–54 MHz crystal.
Can SI5345B-B05608-GMR operate without an input clock, and what timing accuracy is maintained?
Yes, SI5345B-B05608-GMR operates in freerun or holdover mode without valid input clocks. In freerun mode, output accuracy matches the crystal's tolerance (e.g., ±100 ppm for standard XTAL); in holdover, it uses averaged historical frequency data stored over up to 120 seconds, with drift governed by crystal stability - TCXO recommended for <0.1 ppm/hour wander in extended holdover.
Is SI5345B-B05608-GMR pin-compatible with other Si5345 variants like SI5345A or SI5345C?
Yes, SI5345B-B05608-GMR is pin-compatible with all Si5345 variants (A/C/D) in the 64-QFN 9×9 mm package, including identical pinout, power sequencing, and thermal pad layout. Firmware and register maps are also compatible; only frequency synthesis limits and NVM programming differ - enabling drop-in replacement where 350 MHz output ceiling is acceptable.
SI5345B-B05608-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5345B-B05608-GMR FAQ
1.How can I place an order for SI5345B-B05608-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5345B-B05608-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5345B-B05608-GMR reliable?
The price and inventory of SI5345B-B05608-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5345B-B05608-GMR is usually 5 days.
3.What payment methods are accepted for SI5345B-B05608-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5345B-B05608-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5345B-B05608-GMR?
SI5345B-B05608-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5345B-B05608-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5345B-B05608-GMR?
For technical support, including SI5345B-B05608-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5345B-B05608-GMR requirements.
6.How does Aetrix verify that SI5345B-B05608-GMR is sourced from the original manufacturer or authorized distributors?
All SI5345B-B05608-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5345B-B05608-GMR meets industry standards.
7.What is the process for return or replacement of SI5345B-B05608-GMR?
All SI5345B-B05608-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5345B-B05608-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5345B-B05608-GMR part is unused and in its original packaging.
Return procedure for SI5345B-B05608-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5345B-B05608-GMR Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

