My Inquiry
My Account
Skyworks Solutions Inc. SI5345B-B05840-GM
- Part No.:
- SI5345B-B05840-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5345B-B05840-GM.pdf
- Description:
- IC CLK MULTIPLIER ATTENUATOR
- Quantity:
- Payment:
- Shipping:
Inventory:4,123
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5345B-B05840-GM from Skyworks is a 10-channel, any-frequency jitter attenuator/clock multiplier with fourth-generation DSPLL™ and MultiSynth™ architecture. It delivers ultra-low 90 fs rms jitter, supports differential inputs up to 750 MHz and outputs up to 1028 MHz, and operates in free-run, locked, or holdover modes - enabling precise timing in SyncE-compliant 100 GbE line cards.
For engineers reviewing the SI5345B-B05840-GM datasheet, SI5345B-B05840-GM pinout, SI5345B-B05840-GM application, or SI5345B-B05840-GM equivalent, key selection considerations include its 0.1–4 kHz digitally programmable jitter attenuation bandwidth, G.8262 EEC Option 1/2 compliance, I²C/SPI configurability with on-chip NVM, and support for LVDS/LVPECL/LVCMOS/CML/HCSL output formats.
Technical Context
The SI5345B-B05840-GM implements a fourth-generation DSPLL with fully integrated loop filter and digitally programmable loop bandwidth (0.1 Hz–4 kHz), enabling application-level jitter optimization. Its MultiSynth™ engine uses fractional-N synthesis (Mn/Md) and integer/fractional output dividers (Nn/Nd, Rn) to generate any output frequency from any input frequency.
It features hitless input switching between fractionally related clocks, glitchless frequency transitions, ramped holdover exit, and DCO mode with 0.001 ppb step size. Input qualification includes LOS/OOF detection, and output stage supports independent supply voltages (1.8/2.5/3.3 V) per bank with programmable amplitude and common-mode voltage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Jitter (rms) | 90 fs - meets stringent ITU-T G.8262 EEC Option 1/2 requirements for SyncE applications |
| Input range (diff) | 8 kHz–750 MHz - supports SONET/SDH, OTN, and high-speed Ethernet reference clocks |
| Output range (diff) | 100 Hz–1028 MHz - covers baseband, SerDes, and PHY clocking across 1G–100G interfaces |
| Jitter BW control | 0.1 Hz–4 kHz digital setting - enables trade-off between wander suppression and jitter filtering per system need |
| Supply voltages | VDD = 1.8 V ±5%, VDDA = 3.3 V ±5% - ensures low-power operation with noise-isolated analog domain |
| Temp range | –40 °C to +85 °C - qualified for industrial and telecom infrastructure environments |
| Crystal range | 25–54 MHz - internal load caps eliminate external capacitors; 48–54 MHz recommended for best jitter |
Pinout & Package
The SI5345B-B05840-GM is housed in a 64-pin QFN package (9 × 9 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Si5345 64-QFN pinout specification (Rev D).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0–IN3 | Differential/single-ended clock inputs | Support automatic/manual switching; IN3 serves as FB_IN in zero-delay mode |
| OUT0–OUT9 | Programmable clock outputs | Configurable for LVDS/LVPECL/LVCMOS/CML/HCSL; each with independent supply and amplitude |
| XA/XB | Crytal/resonator interface | Integrated 2×CL loading; accepts 25–54 MHz fundamental-mode crystals |
| SCL/SDA | I²C serial interface | Standard two-wire bus for configuration and status monitoring; supports hot-plug |
| INTRb | Interrupt output | Active-low open-drain flag for LOS/OOF/LOL events; enables real-time fault response |
| RSTb | Hardware reset | Asynchronous active-low pin triggering full initialization and NVM reload |
Key Features
| Feature | Design Value |
|---|---|
| Any-frequency synthesis | Generates arbitrary output frequencies from any input via fractional-N DSPLL + MultiSynth dividers |
| Hitless input switching | Eliminates phase transients when switching between fractionally related clocks (e.g., 155.52 MHz ↔ 622.08 MHz) |
| Programmable holdover | Uses 120 s of stored frequency history with configurable averaging window to minimize phase disturbance during input loss |
| DCO mode | Enables fine frequency tuning at 0.001 ppb resolution via FINC/FDEC pins or register writes |
| Zero-delay mode | Configures IN3 as feedback input to align output phase with selected input - critical for deterministic latency paths |
Applications
| OTN Muxponders | 100 GbE Synchronous Ethernet |
|---|---|
Use Scenario: Aggregating multiple client-side rates (e.g., 10G, 25G) into a single 100G OTU4 line interface with strict jitter mask compliance. IC Role / Device Role / Timing Role: Jitter attenuator and multi-rate clock multiplier providing clean, synchronized clocks to SERDES, FEC, and framing logic. Use Value: Meets ITU-T G.709 OTN jitter accumulation limits while supporting dynamic rate adaptation via programmable MultiSynth outputs. | Use Scenario: Carrier-grade Ethernet switch requiring ITU-T G.8262 EEC Option 2 compliance for phase/time synchronization over packet networks. IC Role / Device Role / Timing Role: Primary timing IC delivering low-wander, low-jitter clocks to PTP grandmaster, MAC, and PHY layers. Use Value: Programmable 0.1 Hz loop bandwidth suppresses packet network wander; on-chip NVM ensures known startup state after power cycle. |
| Broadcast Video Infrastructure | Test & Measurement Equipment |
Use Scenario: SMPTE ST 2059-2 compliant video master clock generator synchronizing cameras, switchers, and recorders across IP-based facilities. IC Role / Device Role / Timing Role: Jitter-attenuated reference source for genlock distribution, with multiple outputs matching SDI, HDMI, and AES11 formats. Use Value: Ultra-low 90 fs rms jitter preserves eye diagram integrity; LVDS/LVCMOS programmability supports mixed-signal board layouts. | Use Scenario: High-precision signal analyzer requiring sub-picosecond clock stability for FFT-based spectral analysis and jitter decomposition. IC Role / Device Role / Timing Role: Low-phase-noise clock synthesizer generating sampling clocks, local oscillators, and trigger references. Use Value: Integrated DSPLL eliminates discrete loop filter sensitivity to PCB noise; Fastlock reduces instrument boot time by accelerating lock acquisition. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar jitter attenuator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5345A-B05840-GM | Same package and pinout; supports full 0.001–1028 MHz output range with integer+fractional synthesis | Required where >350 MHz outputs (e.g., 644.53 MHz for PCIe Gen5) are needed | Select SI5345A-B05840-GM if output frequencies above 350 MHz are required; otherwise SI5345B-B05840-GM offers optimized cost/performance for ≤350 MHz use cases |
| LMK04832ISQE/NOPB | 3.3 V core; dual-loop architecture; max output 3.1 GHz; no on-chip crystal oscillator | Preferred for ultra-high-frequency (>1 GHz) or dual-PLL redundancy designs; requires external XO | Choose LMK04832ISQE/NOPB only when >1028 MHz outputs or separate jitter cleaning + multiplication stages are needed; SI5345B-B05840-GM integrates both functions with lower BOM count |
Compared with Si5345A-B05840-GM, the SI5345B-B05840-GM trades maximum output frequency (350 MHz vs. 1028 MHz) for tighter specification control and cost efficiency in mid-band SyncE and OTN applications; versus LMK04832ISQE/NOPB, it provides integrated crystal interface and simpler configuration at the expense of ultimate frequency range and dual-loop flexibility.
Availability
SI5345B-B05840-GM is available at Aetrix Electronics and suitable for OTN muxponders, 100 GbE synchronous Ethernet switches, and broadcast video infrastructure requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SI5345B-B05840-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for communications, automotive, and industrial markets.
The SI5345B-B05840-GM belongs to Skyworks' Si5345 family of jitter-attenuating clock multipliers, designed specifically for high-reliability telecom and datacom timing applications demanding G.8262 compliance, ultra-low jitter, and field-programmable flexibility.
FAQ
What is the maximum output frequency supported by the SI5345B-B05840-GM?
The SI5345B-B05840-GM supports differential output frequencies up to 350 MHz - a factory-configured limit distinguishing it from the Si5345A variant (1028 MHz). This range covers common SyncE, OTN, and broadcast video clocking needs including 155.52 MHz, 622.08 MHz (fractionally synthesized), and 311.04 MHz, while optimizing power and jitter performance for mid-band applications.
Does the SI5345B-B05840-GM require an external crystal?
Yes, the SI5345B-B05840-GM requires a 25–54 MHz fundamental-mode crystal connected to XA/XB pins. Internal load capacitors eliminate external components. For optimal jitter, Skyworks recommends 48–54 MHz crystals; TCXOs are advised for SyncE pizza-box applications needing tight wander control in holdover mode.
How is the SI5345B-B05840-GM configured and programmed?
The SI5345B-B05840-GM is configured via I²C or SPI interface using Skyworks' ClockBuilder Pro™ software, which generates register maps and validates frequency plans. Configuration is stored in on-chip one-time-programmable (OTP) NVM, ensuring known startup state without external memory. Factory preprogrammed variants (e.g., SI5345B-B05840-GM) ship with validated settings.
What jitter attenuation bandwidth options does the SI5345B-B05840-GM support?
The SI5345B-B05840-GM supports digitally programmable jitter attenuation bandwidth from 0.1 Hz to 4 kHz. This allows system designers to optimize for wander suppression (low BW) or broadband jitter filtering (higher BW). The setting is register-controlled and remains stable with <0.1 dB peaking across the full range due to digital loop filter implementation.
Is the SI5345B-B05840-GM pin-compatible with other Si5345 variants?
Yes, the SI5345B-B05840-GM shares identical 64-QFN 9×9 mm packaging and pinout with all Si5345A/B/C/D variants. This enables drop-in replacement within the same temperature grade (–40 °C to +85 °C) and simplifies design reuse - though firmware and configuration must match the specific frequency plan and feature set of the SI5345B-B05840-GM.
SI5345B-B05840-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5345B-B05840-GM FAQ
1.How can I place an order for SI5345B-B05840-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5345B-B05840-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5345B-B05840-GM reliable?
The price and inventory of SI5345B-B05840-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5345B-B05840-GM is usually 5 days.
3.What payment methods are accepted for SI5345B-B05840-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5345B-B05840-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5345B-B05840-GM?
SI5345B-B05840-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5345B-B05840-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5345B-B05840-GM?
For technical support, including SI5345B-B05840-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5345B-B05840-GM requirements.
6.How does Aetrix verify that SI5345B-B05840-GM is sourced from the original manufacturer or authorized distributors?
All SI5345B-B05840-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5345B-B05840-GM meets industry standards.
7.What is the process for return or replacement of SI5345B-B05840-GM?
All SI5345B-B05840-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5345B-B05840-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5345B-B05840-GM part is unused and in its original packaging.
Return procedure for SI5345B-B05840-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5345B-B05840-GM Tags
-
CD74HCT4046AM96
Texas Instruments
-
MC14046BDWR2G
onsemi
-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments
-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.
-
CY2305SXI-1T
Infineon Technologies
-
570BILFT
Renesas
-
CDCE913PWR
Texas Instruments
-
CY2305SXI-1HT
Infineon Technologies
-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
