Skyworks Solutions Inc. SI5345B-B05979-GM
- Part No.:
- SI5345B-B05979-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5345B-B05979-GM.pdf
- Description:
- IC CLK MULTIPLIER ATTENUATOR
- Quantity:
- Payment:

- Shipping:

Inventory:1,827
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5345B-B05979-GM from Skyworks is a 10-channel, any-frequency jitter attenuator/clock multiplier with fourth-generation DSPLL™ and MultiSynth™ architecture. It delivers ultra-low 90 fs rms jitter, supports differential input frequencies up to 750 MHz and differential outputs up to 1028 MHz, and operates in free-run, locked, or holdover modes - enabling precise clock synthesis for SyncE-compliant 100 GbE line cards.
For engineers reviewing the SI5345B-B05979-GM datasheet, SI5345B-B05979-GM pinout, SI5345B-B05979-GM application, or SI5345B-B05979-GM equivalent, key selection factors include its programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), G.8262 EEC Option 1/2 compliance, 64-QFN 9×9 mm package, I²C/SPI configurability, and factory-programmed NVM configuration for known-power-up behavior.
Technical Context
The SI5345B-B05979-GM implements a fourth-generation DSPLL with fully integrated loop filter and digitally programmable loop bandwidth (0.1 Hz–4 kHz), enabling application-level jitter optimization without external components. Its MultiSynth™ fractional-N synthesis supports hitless switching between fractionally related inputs and glitchless on-the-fly output frequency changes.
It features four configurable inputs (IN0–IN3), ten independently programmable outputs (OUT0–OUT9), and dual-mode reference support (25–54 MHz crystal or external REFCLK). The device includes status monitoring (LOS/OOF/LOL), ramped holdover exit, DCO mode with 0.001 ppb step size, and zero-delay mode with FB_IN on IN3 when enabled.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Jitter (rms) | 90 fs - meets stringent ITU-T G.8262 EEC Option 1/2 requirements for SyncE applications |
| Input range (diff) | 8 kHz–750 MHz - supports SONET/SDH, OTN, and high-speed Ethernet reference clocks |
| Output range (diff) | 100 Hz–1028 MHz - covers 10/40/100 GbE, Synchronous Ethernet, and broadcast video timing |
| Jitter BW control | 0.1 Hz–4 kHz - digitally programmable for optimal noise rejection in specific system environments |
| Supply voltages | VDD = 1.8 V ±5%, VDDA = 3.3 V ±5% - enables low-power, mixed-voltage board design |
| Package | 64-QFN 9×9 mm - surface-mount compatible with standard reflow profiles and thermal management |
| Temp range | –40 °C to +85 °C - qualified for industrial and telecom infrastructure deployment |
Pinout & Package
The SI5345B-B05979-GM is housed in a 64-pin QFN package (9 mm × 9 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Si5345 Rev D datasheet Section 9 (Pin Descriptions).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0–IN3 | Differential/single-ended clock inputs | Support automatic/manual switching; IN3 serves as FB_IN in zero-delay mode |
| OUT0–OUT9 | Programmable clock outputs | Configurable for LVDS/LVPECL/LVCMOS/CML/HCSL with independent amplitude and common-mode control |
| XA/XB | Crytal oscillator terminals | Accept 25–54 MHz fundamental-mode crystals; internal load caps eliminate external components |
| SCL/SDA | I²C serial interface | Two-wire bus for configuration, status readback, and NVM programming |
| INTRb | Interrupt output | Active-low open-drain flag for LOS/OOF/LOL events and fault conditions |
| RSTb | Hardware reset | Asynchronous active-low pin triggering full initialization and NVM reload |
Key Features
| Feature | Design Value |
|---|---|
| Any-frequency synthesis | Generates arbitrary output frequencies from any input via fractional-N MultiSynth dividers (Nn/Nd) and integer R-division |
| Hitless input switching | Eliminates phase transients when switching between fractionally related inputs (e.g., 155.52 MHz ↔ 622.08 MHz) |
| Programmable holdover | Uses 120 s of stored frequency history with user-defined averaging window to minimize phase disturbance during input failure |
| DCO mode | Enables fine frequency tuning at 0.001 ppb resolution via FINC/FDEC pins or register writes |
| Status monitoring | Dedicated LOS/OOF/LOL detection with interrupt assertion and register-flag visibility for real-time fault diagnostics |
Applications
| OTN Muxponders | 100 GbE Synchronous Ethernet |
|---|---|
Use Scenario: Aggregating multiple client-side rates (e.g., 10G, 25G) into a single 100G OTU4 line interface with strict jitter limits. IC Role / Device Role / Timing Role: Jitter attenuator and multi-rate clock multiplier providing clean, synchronized clocks to SerDes and FEC blocks. Use Value: Meets ITU-T G.709 OPUk/ODUk jitter accumulation budgets while enabling flexible rate mapping via programmable MultiSynth outputs. | Use Scenario: Carrier-grade switch fabric requiring G.8262 EEC Option 2 compliance for phase and wander stability across distributed timing domains. IC Role / Device Role / Timing Role: Primary timing IC delivering traceable, low-wander clocks to PHYs and MACs with holdover resilience during PTP/GM loss. Use Value: Achieves <90 fs rms jitter and programmable 0.1 Hz loop bandwidth to suppress network-induced wander while maintaining SyncE conformance. |
| Broadcast Video Timing | Test & Measurement Equipment |
Use Scenario: Genlock and frame-synchronized distribution of SMPTE ST 2059-2 PTP-derived clocks across camera systems and production switchers. IC Role / Device Role / Timing Role: Jitter-cleaned master clock generator with multiple synchronized outputs for video processing, encoding, and transport layers. Use Value: Delivers sub-100 fs jitter and zero-delay mode capability to preserve phase alignment across multi-path video pipelines. | Use Scenario: High-precision signal generators and analyzers requiring ultra-low phase noise clocks for ADC/DAC sampling and RF synthesis. IC Role / Device Role / Timing Role: Reference clock source with programmable DCO tuning and fastlock acquisition for rapid instrument calibration cycles. Use Value: Enables <0.001 ppb frequency resolution and <10 ms lock time (via Fastlock) to support automated test sequence agility. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar jitter attenuator/clock multiplier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5345A-D-GM | Supports full 0.001–1028 MHz output range with integer+fractional synthesis; SI5345B-B05979-GM limited to ≤350 MHz outputs | Required for >350 MHz outputs (e.g., 644.53125 MHz CPRI, 709.5 MHz PCIe Gen6) | Select Si5345A-D-GM if output frequencies exceed 350 MHz or fractional synthesis is mandatory |
| LMK04832RHAR | TI dual-loop PLL with 110 fs rms jitter; supports JESD204B deterministic latency but lacks integrated crystal oscillator | Better suited for JESD204B baseband applications where deterministic delay matters more than crystal integration | Choose LMK04832RHAR when deterministic latency tracking or multi-device synchronization is critical |
Compared with SI5345A-D-GM, SI5345B-B05979-GM trades maximum output frequency for optimized cost and power in sub-350 MHz SyncE/OTN applications; versus LMK04832RHAR, it provides integrated crystal support and lower jitter but no JESD204B-specific features.
Availability
SI5345B-B05979-GM is available at Aetrix Electronics and suitable for OTN muxponders, 100 GbE Synchronous Ethernet line cards, and broadcast video infrastructure requiring stable component supply, long-term lifecycle assurance, and factory-programmed configuration consistency.
Supply support for SI5345B-B05979-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for communications, industrial, and automotive markets.
The SI5345B-B05979-GM belongs to Skyworks' Si5345 family of jitter-attenuating clock multipliers, designed specifically for high-reliability telecom and datacom infrastructure demanding G.8262 compliance, multi-gigabit SerDes synchronization, and robust holdover performance.
FAQ
What is the primary function of the SI5345B-B05979-GM in a timing architecture?
The SI5345B-B05979-GM serves as a jitter-attenuating clock multiplier that cleans and regenerates noisy input clocks while generating up to ten independent, ultra-low-jitter output frequencies. Its DSPLL architecture locks to input references, suppresses incoming jitter via programmable loop bandwidth, and uses MultiSynth synthesis to deliver precise frequencies required by SerDes, PHYs, and digital signal processors - all within a single 64-QFN package. SI5345B-B05979-GM is preprogrammed to meet specific system timing plans.
Does the SI5345B-B05979-GM support G.8262 Synchronous Ethernet compliance?
Yes, the SI5345B-B05979-GM meets ITU-T G.8262 EEC Option 1 and Option 2 specifications for Synchronous Ethernet equipment clocks. Its 90 fs rms jitter performance, programmable 0.1 Hz–4 kHz jitter attenuation bandwidth, and holdover stability using averaged historical frequency data ensure conformance under both locked and holdover conditions - making SI5345B-B05979-GM suitable for carrier-class Ethernet switches and line cards.
What is the maximum differential output frequency supported by the SI5345B-B05979-GM?
The SI5345B-B05979-GM supports differential output frequencies up to 350 MHz, as indicated by the "B" suffix in its ordering code (per Skyworks Ordering Guide Table 2). This is a factory-configured limitation distinguishing it from the "A" variant (up to 1028 MHz). All 10 outputs (OUT0–OUT9) share this 350 MHz ceiling, and the device retains full fractional synthesis capability within that range. SI5345B-B05979-GM maintains identical jitter, power, and feature sets as higher-frequency variants - only the output frequency ceiling differs.
How is the SI5345B-B05979-GM configured and programmed?
The SI5345B-B05979-GM is configured via I²C or SPI serial interface and stores its configuration in on-chip non-volatile memory (NVM). It powers up with a known, factory-programmed frequency plan - eliminating boot-time configuration overhead. Engineers use Skyworks' ClockBuilder Pro™ software to generate custom configurations, validate jitter performance, and generate programming files. SI5345B-B05979-GM supports in-circuit reprogramming for field updates or prototyping iterations without requiring external programmers.
What reference source does the SI5345B-B05979-GM require for optimal jitter performance?
For optimal jitter performance, the SI5345B-B05979-GM requires a 48–54 MHz fundamental-mode crystal connected to XA/XB pins. Its internal oscillator circuit and integrated load capacitors eliminate need for external caps and reduce noise coupling. While external REFCLK (up to 54 MHz) is supported, crystal-based operation achieves the specified 90 fs rms jitter. In SyncE pizza-box applications requiring ultra-low wander, a TCXO may be substituted - but SI5345B-B05979-GM's default configuration assumes crystal reference.
SI5345B-B05979-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5345B-B05979-GM FAQ
1.How can I place an order for SI5345B-B05979-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5345B-B05979-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5345B-B05979-GM reliable?
The price and inventory of SI5345B-B05979-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5345B-B05979-GM is usually 5 days.
3.What payment methods are accepted for SI5345B-B05979-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5345B-B05979-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5345B-B05979-GM?
SI5345B-B05979-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5345B-B05979-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5345B-B05979-GM?
For technical support, including SI5345B-B05979-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5345B-B05979-GM requirements.
6.How does Aetrix verify that SI5345B-B05979-GM is sourced from the original manufacturer or authorized distributors?
All SI5345B-B05979-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5345B-B05979-GM meets industry standards.
7.What is the process for return or replacement of SI5345B-B05979-GM?
All SI5345B-B05979-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5345B-B05979-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5345B-B05979-GM part is unused and in its original packaging.
Return procedure for SI5345B-B05979-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5345B-B05979-GM Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
