Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5345B-B07024-GMR

Name: SI5345B-B07024-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5345B-B07024-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5345B-B07024-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5345B-B07024-GMR.pdf

Description:: IC CLOCK GENERATOR

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,728

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5345B-B07024-GMR from Skyworks is a 10-channel, any-frequency jitter attenuator/clock multiplier featuring fourth-generation DSPLL™ and MultiSynth™ technologies. It delivers ultra-low 90 fs rms jitter, supports differential inputs up to 750 MHz and outputs up to 1028 MHz, and operates in free-run, synchronous, or holdover modes - deployed in OTN transponders and SyncE-compliant carrier Ethernet switches.

For engineers reviewing the SI5345B-B07024-GMR datasheet, SI5345B-B07024-GMR pinout, SI5345B-B07024-GMR application, or SI5345B-B07024-GMR equivalent, key selection considerations include its 0.001–350 MHz output frequency range (fractional synthesis disabled), G.8262 EEC Option 1/2 compliance, programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), and 64-QFN 9×9 mm package with integrated loop filter.

Technical Context

The SI5345B-B07024-GMR implements a digitally controlled DSPLL architecture with fully integrated loop filter and programmable loop bandwidth (0.1 Hz–4 kHz), enabling precise jitter filtering without external components. Its MultiSynth dividers support integer-only synthesis per ordering variant B, and input switching includes hitless, ramped, and glitchless modes across four differential/LVCMOS inputs.

It features in-circuit programmable OTP NVM for power-up configuration persistence, status monitoring (LOS/OOF/LOL), and dual-mode reference support (25–54 MHz crystal or external REFCLK). Core supply is 1.8 V ±5% (VDD), analog supply 3.3 V ±5% (VDDA), with independent output supply pins supporting 1.8/2.5/3.3 V levels.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Channels	10 independent, crosspoint-routed clock outputs
Jitter (RMS)	90 fs rms - meets stringent SyncE EEC Option 1/2 requirements
Output Freq Range	0.001–350 MHz - integer-only synthesis mode (variant B)
Input Freq Range	Differential: 8 kHz–750 MHz; LVCMOS: 8 kHz–250 MHz
Jitter BW Control	Digitally programmable 0.1 Hz–4 kHz - enables application-level optimization
Reference Input	25–54 MHz crystal (XA/XB) - internal load caps eliminate external capacitors
Supply Voltages	VDD = 1.8 V ±5%; VDDA = 3.3 V ±5%; output supplies configurable per channel

Pinout & Package

SI5345B-B07024-GMR is housed in a 64-pin QFN package (9×9 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks' official pin description table (Rev D datasheet, Section 9), including four clock inputs (IN0–IN3), ten outputs (OUT0–OUT9), serial interface (I²C/SPI), status flags, and dedicated XA/XB crystal terminals.

Pin/Terminal	Circuit Role	Design Meaning
IN0–IN3	Differential/LVCMOS clock inputs	Support automatic/manual switching; IN3 serves as FB_IN in zero-delay mode
OUT0–OUT9	Configurable clock outputs	Each supports LVDS/LVPECL/LVCMOS/CML/HCSL with programmable amplitude and common-mode voltage
XA, XB	Crytal oscillator terminals	Accept 25–54 MHz fundamental-mode crystals; internal load caps eliminate external components
SCL, SDA / SCLK, SDIO	I²C or SPI interface	Enable in-circuit programming of OTP NVM and real-time register control
LOL, LOS, OOF	Status flag outputs	Open-drain indicators for loss-of-lock, loss-of-signal, and out-of-frequency conditions

Key Features

Feature	Design Value
Integrated loop filter	Eliminates discrete RC networks and associated noise coupling risks
Hitless input switching	Prevents phase transients when switching between fractionally related clocks (≥8 kHz)
Programmable holdover	Uses 120-sec historical frequency averaging with configurable window/delay for stable phase continuity
DCO mode	Enables fine frequency tuning down to 0.001 ppb step size in free-run or locked mode
Zero-delay mode	Configures IN3 as feedback input to align output phase with selected input clock

Applications

OTN Transponders	SyncE Carrier Switches
Use Scenario: Line-card timing in 100G OTN muxponders requiring ultra-low jitter and multi-rate clock synthesis. IC Role / Device Role / Timing Role: Jitter attenuator and clock multiplier generating synchronized 156.25 MHz, 311.04 MHz, and 622.08 MHz outputs from recovered OTU4 or OTU3 line clocks. Use Value: 90 fs rms jitter ensures BER <1e−12 in coherent optical interfaces and meets ITU-T G.709 alignment requirements.	Use Scenario: Timing engine for Carrier Ethernet aggregation switches compliant with ITU-T G.8262. IC Role / Device Role / Timing Role: Primary clock source delivering EEC Option 1/2-compliant outputs to SERDES, PHYs, and packet processors. Use Value: Programmable jitter attenuation bandwidth (0.1 Hz) enables wander suppression while maintaining short-term stability for SyncE PTP boundary clocks.
Broadcast Video Systems	Test & Measurement Equipment
Use Scenario: Genlock and frame-sync distribution in SMPTE ST 2059-2 compliant IP video routers. IC Role / Device Role / Timing Role: Reference clock generator synthesizing 27 MHz, 74.25 MHz, and 148.5 MHz from GPS-disciplined 10 MHz or atomic references. Use Value: Holdover mode maintains sub-100 ns phase drift over 24 hours using averaged historical frequency data - critical for seamless video switching.	Use Scenario: Clock stimulus and analysis in high-speed oscilloscopes and bit-error-rate testers. IC Role / Device Role / Timing Role: Low-jitter programmable source for jitter tolerance testing and clock recovery validation. Use Value: Glitchless on-the-fly frequency changes and DCO mode enable precise jitter injection and margin testing without signal interruption.

OTN Transponders

SyncE Carrier Switches

Use Scenario: Line-card timing in 100G OTN muxponders requiring ultra-low jitter and multi-rate clock synthesis.

IC Role / Device Role / Timing Role: Jitter attenuator and clock multiplier generating synchronized 156.25 MHz, 311.04 MHz, and 622.08 MHz outputs from recovered OTU4 or OTU3 line clocks.

Use Value: 90 fs rms jitter ensures BER <1e−12 in coherent optical interfaces and meets ITU-T G.709 alignment requirements.

Use Scenario: Timing engine for Carrier Ethernet aggregation switches compliant with ITU-T G.8262.

IC Role / Device Role / Timing Role: Primary clock source delivering EEC Option 1/2-compliant outputs to SERDES, PHYs, and packet processors.

Use Value: Programmable jitter attenuation bandwidth (0.1 Hz) enables wander suppression while maintaining short-term stability for SyncE PTP boundary clocks.

Broadcast Video Systems

Test & Measurement Equipment

Use Scenario: Genlock and frame-sync distribution in SMPTE ST 2059-2 compliant IP video routers.

IC Role / Device Role / Timing Role: Reference clock generator synthesizing 27 MHz, 74.25 MHz, and 148.5 MHz from GPS-disciplined 10 MHz or atomic references.

Use Value: Holdover mode maintains sub-100 ns phase drift over 24 hours using averaged historical frequency data - critical for seamless video switching.

Use Scenario: Clock stimulus and analysis in high-speed oscilloscopes and bit-error-rate testers.

IC Role / Device Role / Timing Role: Low-jitter programmable source for jitter tolerance testing and clock recovery validation.

Use Value: Glitchless on-the-fly frequency changes and DCO mode enable precise jitter injection and margin testing without signal interruption.

Equivalent & Alternatives

The following parts are listed as comparable options for similar jitter attenuator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SI5345A-B07024-GMR	Supports fractional synthesis (vs. integer-only in SI5345B); identical pinout and package	Required for arbitrary non-integer output ratios (e.g., 122.88 MHz from 10 MHz)	Select SI5345A if fractional synthesis is needed; SI5345B is optimized for fixed-ratio, cost-sensitive SyncE deployments.
LMK04832RHAR	3.3 V core supply; dual-loop architecture; no integrated crystal oscillator	Requires external TCXO/OCXO for holdover; broader industrial temp range (–40 to +105 °C)	Choose LMK04832RHAR when higher temperature operation or external precision reference is mandated; SI5345B integrates crystal interface and simplifies BOM.

Compared with SI5345A-B07024-GMR, SI5345B-B07024-GMR trades fractional synthesis flexibility for lower cost and reduced configuration complexity in fixed-ratio SyncE systems; versus LMK04832RHAR, it offers tighter jitter (90 fs vs. 110 fs), integrated crystal support, and simpler layout - at the expense of extended temperature capability.

Availability

SI5345B-B07024-GMR is available at Aetrix Electronics and suitable for OTN transponders, SyncE carrier switches, broadcast video infrastructure, and test equipment requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.

Supply support for SI5345B-B07024-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for communications, industrial, and automotive markets.

The Si5345 family is designed as high-performance jitter attenuators for telecom infrastructure, targeting SyncE, OTN, and broadcast applications where ultra-low jitter, holdover stability, and flexible clock synthesis are critical.

FAQ

What is the maximum output frequency supported by SI5345B-B07024-GMR?

The SI5345B-B07024-GMR supports differential output frequencies up to 1028 MHz and LVCMOS outputs up to 250 MHz. However, as a variant B device, its factory-configured output frequency range is limited to 0.001–350 MHz with integer-only synthesis - verified in Skyworks' Ordering Guide (Rev D) and confirmed by its "B" suffix designation.

Does SI5345B-B07024-GMR require an external crystal?

Yes, SI5345B-B07024-GMR requires a 25–54 MHz fundamental-mode crystal connected to XA/XB pins. The device includes internal load capacitors, eliminating the need for external capacitors. This crystal serves as the reference for free-run and holdover modes and contributes directly to the 90 fs rms jitter performance.

Can SI5345B-B07024-GMR operate without a valid input clock?

Yes, SI5345B-B07024-GMR operates in freerun mode using its XA/XB crystal reference, or enters holdover mode when input clocks fail - maintaining output frequency stability via averaged historical lock data. Both modes rely on the external crystal and are fully functional without active IN0–IN3 signals.

Is SI5345B-B07024-GMR pin-compatible with other Si5345 variants?

Yes, SI5345B-B07024-GMR shares the same 64-QFN 9×9 mm package and pinout with all Si5345 variants (A/C/D), including identical power, ground, I/O, and control pin assignments. Differences are limited to internal configuration and synthesis capability - not physical layout or electrical interface.

How is SI5345B-B07024-GMR programmed and configured?

SI5345B-B07024-GMR is programmed via I²C or SPI interface using Skyworks' ClockBuilder Pro™ software. Configuration data is stored in on-chip OTP NVM, ensuring known-state power-up behavior. Factory preprogrammed units (like SI5345B-B07024-GMR) ship with validated settings for specific SyncE or telecom use cases.

SI5345B-B07024-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5345B-B07024-GMR FAQ

1.How can I place an order for SI5345B-B07024-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5345B-B07024-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5345B-B07024-GMR reliable?

The price and inventory of SI5345B-B07024-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5345B-B07024-GMR is usually 5 days.

3.What payment methods are accepted for SI5345B-B07024-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5345B-B07024-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5345B-B07024-GMR?

SI5345B-B07024-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5345B-B07024-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5345B-B07024-GMR?

For technical support, including SI5345B-B07024-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5345B-B07024-GMR requirements.

6.How does Aetrix verify that SI5345B-B07024-GMR is sourced from the original manufacturer or authorized distributors?

All SI5345B-B07024-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5345B-B07024-GMR meets industry standards.

7.What is the process for return or replacement of SI5345B-B07024-GMR?

All SI5345B-B07024-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5345B-B07024-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5345B-B07024-GMR part is unused and in its original packaging.

Return procedure for SI5345B-B07024-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…