Skyworks Solutions Inc. SI5345D-B03780-GMR
- Part No.:
- SI5345D-B03780-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5345D-B03780-GMR.pdf
- Description:
- IC CLK MULTIPLIER ATTENUATOR
- Quantity:
- Payment:

- Shipping:

Inventory:1,939
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5345D-B03780-GMR from Skyworks is a 10-channel, any-frequency jitter attenuator/clock multiplier featuring fourth-generation DSPLL™ and MultiSynth™ technologies. It delivers ultra-low 90 fs rms jitter, supports differential input frequencies up to 750 MHz and differential outputs up to 1028 MHz, and operates in free-run, synchronous, or holdover modes - deployed in OTN transponders and SyncE-compliant carrier Ethernet switches.
For engineers reviewing the SI5345D-B03780-GMR datasheet, SI5345D-B03780-GMR pinout, SI5345D-B03780-GMR application, or SI5345D-B03780-GMR equivalent, key selection considerations include its programmable jitter attenuation bandwidth (0.1 Hz–4 kHz), G.8262 EEC Option 1/2 compliance, 64-QFN 9×9 mm package, I²C/SPI configurability, and factory-programmed NVM configuration for known-power-up behavior.
Technical Context
The SI5345D-B03780-GMR implements a digitally controlled DSPLL architecture with fractional input dividers (P), fractional MultiSynth output dividers (N), and integer output dividers (R), enabling hitless switching between fractionally related inputs and glitchless on-the-fly frequency changes. Its loop filter is fully integrated, eliminating external components and noise coupling risks.
It supports three operational modes - locked (phase- and frequency-locked to input), freerun (crystal-referenced), and holdover (averaged historical frequency retention up to 120 s) - with programmable holdover window size/delay and ramped exit at user-selectable rates (0.2–40,000 ppm/s). DCO mode enables fine frequency tuning down to 0.001 ppb step size.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Jitter (rms) | 90 fs - meets stringent SyncE EEC Option 1/2 requirements for telecom timing integrity |
| Input range (diff) | 8 kHz–750 MHz - accepts common network line-rate clocks including 155.52 MHz, 622.08 MHz, and 10.71 GHz-derived references |
| Output range (diff) | 100 Hz–1028 MHz - covers SONET/SDH, Ethernet (1G/10G/100G), and broadcast video pixel clocks |
| Jitter BW | 0.1 Hz–4 kHz - digitally programmable to optimize attenuation vs. wander trade-off per application |
| Supply voltages | VDD = 1.8 V ±5%, VDDA = 3.3 V ±5% - enables low-power core operation with robust analog supply for precision PLL |
| Temp range | –40 °C to +85 °C - qualified for industrial and telecom infrastructure environments |
| Package | 64-QFN, 9×9 mm - surface-mount compatible with standard reflow profiles and thermal vias for power dissipation |
Pinout & Package
SI5345D-B03780-GMR is housed in a 64-pin QFN package (9 mm × 9 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Si5345 64-QFN pinout specification (Rev D datasheet, Section 9).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0–IN3 | Differential/single-ended clock inputs | Four configurable inputs supporting automatic/manual switching; IN3 serves as FB_IN in zero-delay mode |
| OUT0–OUT9 | Programmable differential/LVCMOS outputs | 10 independent outputs with format (LVDS/LVPECL/CML/HCSL/LVCMOS), amplitude, and common-mode voltage control |
| XA/XB | Crytal oscillator terminals | Accepts 25–54 MHz fundamental-mode crystal; internal load caps eliminate external capacitors |
| SCL/SDA | I²C serial interface | Two-wire bus for configuration and status monitoring; supports hot-plug and in-system programming |
| INTRb | Interrupt output | Active-low open-drain flag signaling LOS, OOF, or LOL events for real-time fault response |
Key Features
| Feature | Design Value |
|---|---|
| Any-frequency synthesis | Generates arbitrary output frequencies from any input via fractional P/N/R dividers - eliminates need for multiple fixed-ratio clock ICs |
| Hitless input switching | Prevents phase transients when switching between fractionally related clocks - critical for hitless protection switching in telecom line cards |
| Programmable holdover | Stores 120 s of historical frequency data and computes averaged holdover value from user-defined window - minimizes phase jump during input failure |
| DCO mode | Enables 0.001 ppb frequency step resolution via FINC/FDEC pins or register writes - supports precise frequency calibration in test equipment |
| Integrated loop filter | On-chip analog filter eliminates external RC components and PCB layout sensitivity - improves yield and reduces BOM count |
Applications
| OTN Transponders | SyncE Carrier Switches |
|---|---|
Use Scenario: Line-card timing in 100G/400G optical transport networks requiring strict jitter filtering and multi-rate clock generation. IC Role / Device Role / Timing Role: Jitter attenuator and clock multiplier providing clean, synchronized clocks for SerDes, FEC, and DSP subsystems. Use Value: Meets ITU-T G.8262 EEC Option 1/2 specs with 90 fs rms jitter, enabling compliant OTN muxponder deployment without external cleanup PLLs. | Use Scenario: Core timing engine in Carrier Ethernet aggregation switches supporting IEEE 1588 and Synchronous Ethernet. IC Role / Device Role / Timing Role: Primary clock synthesizer delivering phase-aligned outputs for PHYs, MACs, and timing-aware packet processors. Use Value: Programmable jitter attenuation bandwidth (0.1 Hz–4 kHz) allows optimization for wander suppression in long-haul SyncE applications. |
| Broadcast Video Systems | Test & Measurement Equipment |
Use Scenario: Genlock and pixel-clock generation in 4K/8K video encoders, routers, and frame synchronizers. IC Role / Device Role / Timing Role: Low-jitter clock source generating SMPTE ST 2082 (12G-SDI) and ST 2110 (IP video) reference clocks. Use Value: Ultra-low 90 fs rms jitter ensures minimal eye closure and BER degradation in high-speed video interfaces. | Use Scenario: Frequency-agile reference in signal analyzers, arbitrary waveform generators, and bit-error-rate testers. IC Role / Device Role / Timing Role: Digitally controlled oscillator (DCO) and jitter-cleaned master clock with sub-ppb resolution. Use Value: DCO mode with 0.001 ppb step size enables precise calibration and dynamic frequency sweeps without external VCXOs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar jitter attenuator/clock multiplier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5345B-D-GM1 | Same 64-QFN package and DSPLL architecture but limited to 350 MHz max output frequency (vs. 1028 MHz) | Suitable for sub-10G Ethernet and legacy SDH/SONET where high-frequency outputs are unnecessary | Select when cost-sensitive designs do not require >350 MHz outputs and full fractional synthesis is not needed |
| LMK04832ISQE/NOPB | TI dual-loop jitter cleaner with 3.1 GHz max output, higher power consumption (1.2 W vs. ~0.7 W), no integrated crystal oscillator | Preferred in RF and radar systems needing >1 GHz outputs and ultra-low additive jitter (<40 fs) | Choose when system requires >1 GHz outputs or tighter additive jitter specs; requires external XO and more complex power sequencing |
Compared with Si5345B-D-GM1, SI5345D-B03780-GMR provides broader frequency coverage (up to 1028 MHz) and retains full fractional synthesis capability; versus LMK04832, it offers lower power, integrated crystal support, and simpler configuration - making it optimal for telecom infrastructure where footprint, jitter, and ease of use are prioritized.
Availability
SI5345D-B03780-GMR is available at Aetrix Electronics and suitable for OTN transponders, SyncE carrier switches, broadcast video systems, and test equipment requiring stable component supply across long-lifecycle deployments.
Supply support for SI5345D-B03780-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The Si5345 family is engineered for high-performance timing in telecom and networking infrastructure, delivering jitter attenuation, flexible clock synthesis, and robust holdover - specifically targeting ITU-T G.8262 SyncE and OTN compliance.
FAQ
What is the maximum differential output frequency supported by the SI5345D-B03780-GMR?
The SI5345D-B03780-GMR supports differential output frequencies up to 1028 MHz, covering standards such as 100G Ethernet (156.25 MHz × 64), 12G-SDI (594 MHz), and OTN OTU4 (111.81 GHz ÷ 100). This capability is enabled by its fourth-generation MultiSynth divider architecture and is confirmed in the Si5345/44/42 Rev D datasheet Section 1. Features List.
Does the SI5345D-B03780-GMR include non-volatile memory for configuration storage?
Yes, the SI5345D-B03780-GMR integrates in-circuit programmable one-time-programmable (OTP) non-volatile memory (NVM). This allows the device to power up with a known, factory- or user-programmed frequency configuration without requiring external configuration at boot - a feature explicitly documented in the Rev D datasheet Section 1 and Section 3.11.
Is the SI5345D-B03780-GMR compliant with ITU-T G.8262 Synchronous Ethernet standards?
Yes, the SI5345D-B03780-GMR meets ITU-T G.8262 EEC Option 1 and Option 2 specifications for Synchronous Ethernet equipment clocks. This compliance is achieved through its ultra-low 90 fs rms jitter performance and programmable jitter attenuation bandwidth, as stated in the Rev D datasheet Section 1 Features List and Section 3.2 DSPLL Loop Bandwidth.
What input clock types does the SI5345D-B03780-GMR accept?
The SI5345D-B03780-GMR accepts both differential (LVDS, LVPECL, CML, HCSL) and single-ended LVCMOS input clocks. Differential inputs support 8 kHz–750 MHz; LVCMOS inputs support 8 kHz–250 MHz. Input termination schemes and configuration options are detailed in Section 3.7.6 and Figure 3.4 of the Rev D datasheet.
How many output channels does the SI5345D-B03780-GMR provide, and what signal formats are supported?
The SI5345D-B03780-GMR provides 10 independent output channels (OUT0–OUT9), each configurable for LVDS, LVPECL, LVCMOS, CML, or HCSL signaling with programmable amplitude and common-mode voltage. This flexibility is specified in the Rev D datasheet Section 1 Features List and Section 3.9 Outputs.
SI5345D-B03780-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5345D-B03780-GMR FAQ
1.How can I place an order for SI5345D-B03780-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5345D-B03780-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5345D-B03780-GMR reliable?
The price and inventory of SI5345D-B03780-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5345D-B03780-GMR is usually 5 days.
3.What payment methods are accepted for SI5345D-B03780-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5345D-B03780-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5345D-B03780-GMR?
SI5345D-B03780-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5345D-B03780-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5345D-B03780-GMR?
For technical support, including SI5345D-B03780-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5345D-B03780-GMR requirements.
6.How does Aetrix verify that SI5345D-B03780-GMR is sourced from the original manufacturer or authorized distributors?
All SI5345D-B03780-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5345D-B03780-GMR meets industry standards.
7.What is the process for return or replacement of SI5345D-B03780-GMR?
All SI5345D-B03780-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5345D-B03780-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5345D-B03780-GMR part is unused and in its original packaging.
Return procedure for SI5345D-B03780-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5345D-B03780-GMR Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
