Skyworks Solutions Inc. SI5347B-B03716-GM
- Part No.:
- SI5347B-B03716-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5347B-B03716-GM.pdf
- Description:
- IC CLOCK MULTIPLIER ATTENUATING
- Quantity:
- Payment:

- Shipping:

Inventory:3,261
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5347B-B03716-GM from Skyworks is a quad-DSPLL jitter-attenuating clock multiplier for high-speed telecom and SyncE line cards, delivering 95 fs RMS jitter (12 kHz–20 MHz), supporting differential input frequencies from 8 kHz to 750 MHz and differential output frequencies up to 350 MHz, with independent free-run, holdover, and hitless switching modes.
For engineers reviewing the SI5347B-B03716-GM datasheet, SI5347B-B03716-GM pinout, SI5347B-B03716-GM application, or SI5347B-B03716-GM equivalent, this device serves as a programmable, in-circuit configurable timing solution for OTN transponders, 100G Ethernet Synchronous Equipment Clocks (SEC), and carrier-grade switch fabric synchronization where ultra-low jitter and multi-input redundancy are critical.
Technical Context
The SI5347B-B03716-GM integrates four independent DSPLLs, each with fully configurable fractional-N synthesis (Pn/Pd, Mn/Md, Rn), programmable loop bandwidth (0.1 Hz–4 kHz), and Fastlock mode for accelerated lock acquisition. Each DSPLL accesses all four inputs (IN0–IN3) via a flexible crosspoint matrix and drives any of eight outputs (OUT0–OUT7).
It supports gapped-clock locking, ramped holdover exit (0.2–40,000 ppm/s), DCO mode with 0.01 ppb frequency steps, and status monitoring for LOS/OOF/LOL. Core supply is 1.8 V ±5% (VDD), analog supply 3.3 V ±5% (VDDA), with independent output voltage rails (1.8/2.5/3.3 V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Jitter (RMS) | 95 fs (12 kHz–20 MHz integration band); enables compliance with ITU-T G.8262 EEC-2 for SyncE SEC applications. |
| Output Frequency Range | Up to 350 MHz differential; matches common SerDes reference requirements for 100G KR4/KP4 and OTN OTU4 interfaces. |
| Input Frequency Range | Differential: 8 kHz–750 MHz; supports legacy SONET/SDH, SyncE, and packet network reference clocks. | DSPLL Count | Four independent DSPLLs; allows full isolation of timing domains for multi-protocol line cards (e.g., OTN + Ethernet + CPRI). |
| Package | 64-QFN, 9×9 mm; compatible with standard high-density PCB layouts and thermal management for telecom modules. |
| Operating Temp | –40 °C to +85 °C; qualified for industrial and telecom infrastructure environments without derating. |
| Supply Voltages | VDD = 1.8 V ±5%, VDDA = 3.3 V ±5%; decoupled power domains reduce noise coupling between digital and analog PLL sections. |
Pinout & Package
SI5347B-B03716-GM uses a 64-pin QFN package (9×9 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions align with Si5347B-D-GM family specification per Skyworks Rev D datasheet Section 9.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0–IN3 | Differential/Single-ended clock inputs | Accept LVDS/LVPECL/CML/LVCMOS; each independently selectable per DSPLL via crosspoint matrix. |
| OUT0–OUT7 | Programmable differential or LVCMOS outputs | Support LVDS/LVPECL/CML/HCSL/LVCMOS; individually configurable amplitude, common-mode voltage, and polarity. |
| XA/XB | Cry stal oscillator interface | 25–54 MHz fundamental-mode crystal connection; internal load caps eliminate external components and reduce noise. |
| SCL/SDA | I²C serial interface | Standard-mode (100 kHz) and fast-mode (400 kHz) I²C control; used for configuration and status readback. |
| INTRb | Interrupt output | Open-drain flag indicating LOS/OOF/LOL events; enables real-time fault detection without polling. |
| RSTb | Hardware reset input | Active-low asynchronous reset; initiates full initialization and NVM register reload. |
Key Features
| Feature | Design Value |
|---|---|
| Quad DSPLL architecture | Four isolated timing paths enable simultaneous generation of unrelated frequencies (e.g., 156.25 MHz + 311.04 MHz + 122.88 MHz + 100 MHz) from a single device. |
| Hitless input switching | Eliminates phase transients when switching between frequency-locked inputs (e.g., primary/backup SyncE references), preserving system timing integrity. |
| Programmable holdover window | Stores 120 s of historical frequency data; calculates final holdover frequency from user-defined averaging window to minimize phase disturbance during reference loss. |
| DCO mode with 0.01 ppb resolution | Enables precise frequency trimming for IEEE 1588 PTP grandmaster clock alignment or wander compensation in long-haul networks. |
| In-circuit NVM programming | Non-volatile OTP memory retains full configuration across power cycles; eliminates boot-time configuration overhead in field-deployed systems. |
Applications
| OTN Transponders | 100G Synchronous Ethernet Line Cards |
|---|---|
|
Use Scenario: OTU4 framing and FEC processing in metro DWDM transponders requiring multiple low-jitter clocks for SerDes, MAC, and FEC engines. IC Role / Device Role / Timing Role: Jitter attenuator and frequency translator generating 111.81 MHz (OTU4), 156.25 MHz (Ethernet), and 122.88 MHz (CPRI) from a common 10 MHz or 125 MHz reference. Use Value: 95 fs RMS jitter ensures <0.1 UI peak-to-peak jitter at 112 Gbps PAM4, meeting OTU4 jitter tolerance per ITU-T G.709. |
Use Scenario: Carrier Ethernet switch fabric with dual-redundant SyncE references (primary/backup) and strict G.8262 EEC-2 compliance. IC Role / Device Role / Timing Role: Dual-reference jitter cleaner providing 156.25 MHz SEC outputs with automatic hitless failover and holdover stability. Use Value: Programmable 0.1 Hz loop bandwidth achieves <0.1 ppm wander accumulation over 24 h, satisfying G.8262 Class C requirements. |
| Broadcast Video Distribution | 5G Fronthaul Baseband Units |
|
Use Scenario: SMPTE ST 2059-2 compliant video timing distribution across IP-based broadcast routers and signal processors. IC Role / Device Role / Timing Role: Multi-output clock generator synthesizing 27 MHz (SDI), 74.25 MHz (HD-SDI), and 148.5 MHz (3G-SDI) from GPSDO or PTP grandmaster. Use Value: Independent DSPLLs isolate video domain clocks from network timing noise, preventing frame sync errors in multi-channel ingest systems. |
Use Scenario: eCPRI fronthaul interface in massive MIMO baseband units requiring precise 30.72 MHz and 122.88 MHz clocks for ADC/DAC sampling. IC Role / Device Role / Timing Role: Jitter-attenuated clock source locked to 10 MHz SyncE or PTP-derived reference, with holdover during network outages. Use Value: 65 ps max output-output skew within same DSPLL enables deterministic inter-ADC timing alignment across 64+ antenna elements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar jitter-attenuating clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5347A-B03716-GM | Same package and pinout; supports full 720 MHz output range vs. SI5347B-B03716-GM's 350 MHz limit. | Required for 200G/400G SerDes (e.g., 257.8125 MHz CAUI-4) or high-frequency RF sampling clocks. | Select SI5347A-B03716-GM only if >350 MHz output is needed; SI5347B-B03716-GM offers cost and power advantage for ≤350 MHz use cases. |
| LTC6957-3IDDD#PBF | Single-PLL architecture; 226 fs RMS jitter (12 kHz–20 MHz); no holdover or hitless switching; 3.3 V only supply. | Suitable for simpler point-to-point clock fanout where multi-input redundancy and telecom-grade holdover are not required. | Choose LTC6957-3IDDD#PBF for compact, low-power, non-redundant clock distribution; SI5347B-B03716-GM is mandatory for SyncE/OTN with dual-reference resilience. |
Compared with SI5347A-B03716-GM, the SI5347B-B03716-GM trades maximum output frequency for lower power and cost in ≤350 MHz applications; versus LTC6957-3IDDD#PBF, it delivers four independent DSPLLs, sub-100 fs jitter, and telecom-grade fault recovery-making it uniquely suited for carrier-class infrastructure.
Availability
SI5347B-B03716-GM is available at Aetrix Electronics and suitable for OTN transponders, 100G Synchronous Ethernet line cards, and broadcast video timing systems requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SI5347B-B03716-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The SI5347B-B03716-GM belongs to Skyworks' Si5347 family of multi-DSPLL jitter attenuators, designed specifically for high-reliability telecom infrastructure requiring ultra-low jitter, multi-input redundancy, and seamless holdover operation in SyncE, OTN, and CPRI systems.
FAQ
What is the maximum differential output frequency supported by the SI5347B-B03716-GM?
The SI5347B-B03716-GM supports differential output frequencies up to 350 MHz, as defined in the Si5347 ordering guide (Table 2.1) for the "B" variant. This is distinct from the "A" variant (e.g., SI5347A-B03716-GM), which supports up to 720 MHz. The 350 MHz limit applies regardless of output format (LVDS/LVPECL/CML) and is verified in the Electrical Specifications section of the Rev D datasheet.
Does the SI5347B-B03716-GM support hitless switching between two input clocks?
Yes, the SI5347B-B03716-GM supports hitless input switching when both clocks are frequency-locked (identical or integer-related frequencies). The DSPLL absorbs phase differences during the switch, preventing output phase transients. This feature is configurable per DSPLL and operates down to 8 kHz input frequencies, as confirmed in Section 3.6.5 of the Rev D datasheet.
How is the SI5347B-B03716-GM configured and programmed?
The SI5347B-B03716-GM is configured via I²C or SPI serial interface and stores settings in on-chip non-volatile OTP memory. Configuration is typically performed using Skyworks' ClockBuilder Pro™ software, which generates register maps and validates frequency plans. Factory preprogrammed units (e.g., SI5347B-B03716-GM) ship with a fixed configuration, eliminating runtime initialization.
What crystal frequency is recommended for optimal jitter performance with the SI5347B-B03716-GM?
A 48–54 MHz fundamental-mode crystal is recommended for the XA/XB pins of the SI5347B-B03716-GM to achieve best jitter performance (<95 fs RMS). Crystals outside this range (e.g., 25–47.999 MHz) are supported but yield higher jitter. The device includes internal load capacitors, eliminating external components and reducing board-level noise coupling.
Can the SI5347B-B03716-GM operate in holdover mode without an external crystal?
No-the SI5347B-B03716-GM requires an external crystal (25–54 MHz) connected to XA/XB to function in holdover mode. The crystal provides the stable frequency reference that determines holdover accuracy and drift. Without it, the device cannot maintain timing during input reference loss, as explicitly stated in Section 3.3.5 and Figure 3.2 of the Rev D datasheet.
SI5347B-B03716-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5347B-B03716-GM FAQ
1.How can I place an order for SI5347B-B03716-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5347B-B03716-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5347B-B03716-GM reliable?
The price and inventory of SI5347B-B03716-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5347B-B03716-GM is usually 5 days.
3.What payment methods are accepted for SI5347B-B03716-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5347B-B03716-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5347B-B03716-GM?
SI5347B-B03716-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5347B-B03716-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5347B-B03716-GM?
For technical support, including SI5347B-B03716-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5347B-B03716-GM requirements.
6.How does Aetrix verify that SI5347B-B03716-GM is sourced from the original manufacturer or authorized distributors?
All SI5347B-B03716-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5347B-B03716-GM meets industry standards.
7.What is the process for return or replacement of SI5347B-B03716-GM?
All SI5347B-B03716-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5347B-B03716-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5347B-B03716-GM part is unused and in its original packaging.
Return procedure for SI5347B-B03716-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5347B-B03716-GM Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
