Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5347C-B04784-GMR

Name: SI5347C-B04784-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5347C-B04784-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5347C-B04784-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5347C-B04784-GMR.pdf

Description:: IC ATTENUATOR PLL QUAD 64QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,866

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5347C-B04784-GMR from Skyworks Solutions is a quad-DSPLL jitter-attenuating clock multiplier with four independent digital synthesizers, 8 differential/LVCMOS outputs, ultra-low 95 fs RMS jitter (12 kHz–20 MHz), and support for any-frequency input-to-output synthesis up to 720 MHz. It serves as a timing engine in OTN transponders and Synchronous Ethernet line cards requiring hitless clock switching and holdover stability.

For engineers reviewing the SI5347C-B04784-GMR datasheet, SI5347C-B04784-GMR pinout, SI5347C-B04784-GMR application, or SI5347C-B04784-GMR equivalent, key selection criteria include per-DSPLL programmable loop bandwidth (0.1 Hz–4 kHz), gapped-clock lock capability, DCO mode with 0.01 ppb steps, and factory-programmable NVM configuration via ClockBuilder Pro™.

Technical Context

The SI5347C-B04784-GMR implements four independent 4th-generation DSPLLs, each with fractional-N frequency synthesis (Pn/Pd, Mn/Md, Rn dividers), configurable loop bandwidth, and automatic/manual input selection across four inputs (IN0–IN3). Each DSPLL supports free-run, locked, holdover, and DCO modes with glitchless frequency transitions.

It integrates status monitoring (LOS/OOF/LOL), hitless and ramped input switching, programmable common-mode voltage for differential outputs, and independent output supply pins (1.8/2.5/3.3 V). Core power is 1.8 V ±5% (VDD) and 3.3 V ±5% (VDDA), operating from –40 °C to +85 °C in a 64-QFN 9×9 mm package.

Key Specifications

Parameter	Value and Actual Design Meaning
Jitter (RMS)	95 fs typical (12 kHz–20 MHz integration band); enables ITU-T G.8262 SyncE compliance
Output Frequency Range	Differential: 100 Hz–720 MHz; LVCMOS: 100 Hz–250 MHz - supports multi-rate Ethernet and OTN line rates
Input Frequency Range	Differential: 8 kHz–750 MHz; LVCMOS: 8 kHz–250 MHz - accepts reference clocks, recovered line clocks, and gapped inputs
DSPLL Loop Bandwidth	0.1 Hz–4 kHz per DSPLL; digitally configurable for optimal jitter attenuation vs. transient response trade-off
Crystal Reference	25–54 MHz external crystal on XA/XB; internal load caps eliminate external capacitors, reducing BOM and noise coupling
Output Skew	≤65 ps max between outputs driven by same DSPLL - critical for deterministic phase alignment in multi-lane systems
Supply Voltages	VDD = 1.8 V ±5%, VDDA = 3.3 V ±5%; independent VDDO pins per output bank (1.8/2.5/3.3 V) enable mixed-voltage system interfacing

Pinout & Package

SI5347C-B04784-GMR is housed in a 64-pin QFN package (9 mm × 9 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per Skyworks Si5347 Rev D datasheet Section 9 (Pin Descriptions).

Pin/Terminal	Circuit Role	Design Meaning
IN0–IN3	Differential or LVCMOS clock inputs	Each supports 8 kHz–750 MHz; crosspoint routing allows any input to feed any DSPLL
OUT0–OUT7	Programmable differential/LVCMOS clock outputs	Configurable signal format (LVDS/LVPECL/CML/HCSL/LVCMOS), amplitude, and common-mode voltage
XA/XB	Crytal oscillator terminals	Accept 25–54 MHz fundamental-mode crystal; internal 12 pF load caps eliminate external components
SCL/SDA or SCLK/SDIO/CSb	I²C or SPI serial interface	Enables in-circuit programming of NVM; device powers up in known configuration without external host
RSTb	Hardware reset input	Active-low hard reset restores all registers and circuit states to NVM defaults - required for full initialization recovery
INTRb	Interrupt output	Open-drain flag indicating LOS/OOF/LOL events; enables real-time fault monitoring without polling

Key Features

Feature	Design Value
Quad independent DSPLLs	Four fully isolated timing paths enable simultaneous synthesis of unrelated frequencies (e.g., 156.25 MHz + 311.04 MHz + 10.71875 MHz + 125 MHz) from one or multiple inputs
Hitless input switching	Eliminates phase transients when switching between frequency-locked inputs (e.g., primary/backup SyncE references), preserving system timing integrity
Programmable holdover	Uses 120-second frequency history window to compute stable holdover frequency; minimizes phase jump during input failure in carrier-grade networks
Gapped clock lock	Locks to modulated clocks with missing cycles (e.g., 100 MHz with 10% duty cycle removal), enabling precise averaging for derived rates like 90 MHz
In-circuit NVM programming	Non-volatile OTP memory retains full configuration; eliminates boot-time configuration overhead and ensures deterministic startup

Applications

OTN Transponders	Synchronous Ethernet Line Cards
Use Scenario: 100G/400G OTN muxponder aggregating client-side 10G/25G/100G signals into OTU4/OTUCn frames with strict jitter limits. IC Role / Device Role / Timing Role: Jitter-attenuating clock multiplier generating low-jitter synchronous clocks for SerDes, FEC, and framing logic from recovered line clocks or external references. Use Value: 95 fs RMS jitter meets ITU-T G.709 and G.8251 requirements; quad DSPLLs independently clean and distribute distinct rates (e.g., 156.25 MHz for Ethernet, 311.04 MHz for OTU4).	Use Scenario: Carrier Ethernet switch line card supporting IEEE 1588 PTP and ITU-T G.8262 SyncE with dual-reference redundancy. IC Role / Device Role / Timing Role: Dual-reference jitter attenuator providing hitless failover between primary and backup SyncE inputs while maintaining <100 ns phase error. Use Value: Automatic hitless switching and programmable holdover ensure sub-microsecond phase continuity during reference loss - critical for G.8262 Class C/E compliance.
Broadcast Video Distribution	High-Speed Test Equipment
Use Scenario: SMPTE ST 2082-1 (12G-SDI) distribution amplifier requiring genlock to tri-level sync or black burst with minimal jitter accumulation. IC Role / Device Role / Timing Role: Low-jitter clock synthesizer generating 74.25 MHz and 148.5 MHz video clocks from noisy or gapped reference sources. Use Value: Gapped-clock lock capability enables stable synthesis from legacy analog sync signals; 65 ps inter-output skew ensures pixel-accurate timing across multi-channel outputs.	Use Scenario: ATE platform requiring multiple synchronized, independently programmable clocks (e.g., 1 GHz sampling, 125 MHz pattern rate, 10 MHz reference) with rapid reconfiguration. IC Role / Device Role / Timing Role: Any-frequency clock generator with DCO mode enabling fine frequency tuning (0.01 ppb steps) for calibration and margin testing. Use Value: In-circuit NVM programming allows field-updatable configurations; SPI interface enables real-time DCO adjustment during test sequences without interrupting operation.

OTN Transponders

Synchronous Ethernet Line Cards

Use Scenario: 100G/400G OTN muxponder aggregating client-side 10G/25G/100G signals into OTU4/OTUCn frames with strict jitter limits.

IC Role / Device Role / Timing Role: Jitter-attenuating clock multiplier generating low-jitter synchronous clocks for SerDes, FEC, and framing logic from recovered line clocks or external references.

Use Value: 95 fs RMS jitter meets ITU-T G.709 and G.8251 requirements; quad DSPLLs independently clean and distribute distinct rates (e.g., 156.25 MHz for Ethernet, 311.04 MHz for OTU4).

Use Scenario: Carrier Ethernet switch line card supporting IEEE 1588 PTP and ITU-T G.8262 SyncE with dual-reference redundancy.

IC Role / Device Role / Timing Role: Dual-reference jitter attenuator providing hitless failover between primary and backup SyncE inputs while maintaining <100 ns phase error.

Use Value: Automatic hitless switching and programmable holdover ensure sub-microsecond phase continuity during reference loss - critical for G.8262 Class C/E compliance.

Broadcast Video Distribution

High-Speed Test Equipment

Use Scenario: SMPTE ST 2082-1 (12G-SDI) distribution amplifier requiring genlock to tri-level sync or black burst with minimal jitter accumulation.

IC Role / Device Role / Timing Role: Low-jitter clock synthesizer generating 74.25 MHz and 148.5 MHz video clocks from noisy or gapped reference sources.

Use Value: Gapped-clock lock capability enables stable synthesis from legacy analog sync signals; 65 ps inter-output skew ensures pixel-accurate timing across multi-channel outputs.

Use Scenario: ATE platform requiring multiple synchronized, independently programmable clocks (e.g., 1 GHz sampling, 125 MHz pattern rate, 10 MHz reference) with rapid reconfiguration.

IC Role / Device Role / Timing Role: Any-frequency clock generator with DCO mode enabling fine frequency tuning (0.01 ppb steps) for calibration and margin testing.

Use Value: In-circuit NVM programming allows field-updatable configurations; SPI interface enables real-time DCO adjustment during test sequences without interrupting operation.

Equivalent & Alternatives

The following parts are listed as comparable options for similar jitter-attenuating clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5347A-D-GM	Same quad-DSPLL architecture and 64-QFN package; supports full 720 MHz output range but lacks factory preprogrammed configuration B04784.	Requires full ClockBuilder Pro configuration; not pre-validated for specific SyncE/OTN timing plans.	Select when custom frequency plans or dynamic reconfiguration via I²C/SPI are required instead of fixed factory settings.
LMK04832ISQE/NOPB	Dual-loop jitter cleaner (1 PLL + 1 DPLL); max 1.5 GHz outputs but only 2 independent synthesis paths; higher typical jitter (110 fs).	Optimized for RF/data converter clocking; lacks gapped-clock lock and programmable holdover window.	Select for high-frequency (>720 MHz) ADC/DAC clocking where ultra-low jitter at >1 GHz matters more than multi-input redundancy.

Compared with SI5347C-B04784-GMR, Si5347A-D-GM offers identical hardware capability but requires post-manufacturing programming, while LMK04832ISQE/NOPB trades DSPLL count and holdover intelligence for higher-frequency output capability - making SI5347C-B04784-GMR optimal for carrier-class packet-optical timing with guaranteed factory-validated behavior.

Availability

SI5347C-B04784-GMR is available at Aetrix Electronics and suitable for OTN transponders, Synchronous Ethernet line cards, and broadcast video infrastructure requiring stable component supply, long-term lifecycle support, and guaranteed factory-programmed timing configurations.

Supply support for SI5347C-B04784-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog ICs for infrastructure and mobility markets.

The Si5347 family is engineered as a high-integration jitter-attenuating clock multiplier targeting carrier-grade optical transport and synchronization applications, emphasizing reliability, ultra-low jitter, and autonomous fault recovery.

FAQ

What is the factory-programmed configuration of SI5347C-B04784-GMR?

The SI5347C-B04784-GMR is preconfigured using Skyworks ClockBuilder Pro™ with a specific timing plan identified by configuration ID B04784. This includes fixed input/output mappings, DSPLL loop bandwidths, output formats, and holdover parameters - eliminating need for field programming and ensuring immediate deployment in SyncE-compliant line cards.

Does SI5347C-B04784-GMR support gapped clock inputs?

Yes, SI5347C-B04784-GMR supports locking to gapped input clocks - such as those with periodic missing cycles used in broadcast video genlock - via its DSPLL architecture. The device averages the gapped input frequency to generate a stable, non-gapped output (e.g., 90 MHz from a 100 MHz input with 10% cycle removal), as verified in Si5347 Rev D datasheet Section 3.6.8.

What package type and thermal characteristics does SI5347C-B04784-GMR use?

SI5347C-B04784-GMR uses a 64-pin QFN package measuring 9 mm × 9 mm with 0.5 mm pitch and an exposed thermal pad. Its specified operating temperature range is –40 °C to +85 °C, and thermal resistance (θ_JA) is 26.5 °C/W per Skyworks package documentation - enabling reliable operation in dense line-card environments without forced airflow.

Can SI5347C-B04784-GMR perform hitless switching between two SyncE references?

Yes, SI5347C-B04784-GMR supports hitless input switching when both references are frequency-locked (e.g., integer-related or identical SyncE clocks). The DSPLL absorbs phase differences during switching, preventing output phase transients - a requirement for ITU-T G.8262 Class C/E compliance in carrier Ethernet applications.

How is the crystal reference configured on SI5347C-B04784-GMR?

SI5347C-B04784-GMR uses the XA/XB pins for a 25–54 MHz fundamental-mode crystal, with internal 12 pF load capacitance - eliminating need for external capacitors. Configuration is fixed in NVM; no register writes are needed. For optimal jitter, Skyworks recommends 48–54 MHz crystals, as confirmed in Si5347 Rev D datasheet Section 3.5 and Table 5.12.

SI5347C-B04784-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5347C-B04784-GMR FAQ

1.How can I place an order for SI5347C-B04784-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5347C-B04784-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5347C-B04784-GMR reliable?

The price and inventory of SI5347C-B04784-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5347C-B04784-GMR is usually 5 days.

3.What payment methods are accepted for SI5347C-B04784-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5347C-B04784-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5347C-B04784-GMR?

SI5347C-B04784-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5347C-B04784-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5347C-B04784-GMR?

For technical support, including SI5347C-B04784-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5347C-B04784-GMR requirements.

6.How does Aetrix verify that SI5347C-B04784-GMR is sourced from the original manufacturer or authorized distributors?

All SI5347C-B04784-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5347C-B04784-GMR meets industry standards.

7.What is the process for return or replacement of SI5347C-B04784-GMR?

All SI5347C-B04784-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5347C-B04784-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5347C-B04784-GMR part is unused and in its original packaging.

Return procedure for SI5347C-B04784-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…