Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5350A-B01991-GM

Name: SI5350A-B01991-GM
Brand: Skyworks Solutions Inc.
SKU: SI5350A-B01991-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5350A-B01991-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5350A-B01991-GM.pdf

Description:: IC CLOCK GENERATOR

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,511

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5350A-B01991-GM from Skyworks Solutions is a factory-programmed, pin-configurable CMOS clock generator delivering up to 8 independent output frequencies (2.5 kHz–200 MHz) with 0 ppm synthesis error, low period jitter (<70 ps pk-pk), and spread spectrum control per output. It replaces multiple crystals/XOs in audio/video processors, residential gateways, and networking equipment using a single 25 or 27 MHz crystal reference.

For engineers reviewing the SI5350A-B01991-GM datasheet, SI5350A-B01991-GM pinout, SI5350A-B01991-GM application, or SI5350A-B01991-GM equivalent, this device supports glitchless frequency switching, static phase offset, HCSL-compatible outputs (with 2.5 V VDDO), and user-defined control logic via P0–P4 pins - critical for EMI-sensitive, multi-clock SoC designs.

Technical Context

The SI5350A-B01991-GM implements a dual-PLL + eight fractional MultiSynth™ architecture, enabling simultaneous non-integer-related frequencies across its outputs. Each MultiSynth divider supports two programmable frequencies (F1_x/F2_x) selectable via FS_0/FS_1 pins on designated outputs.

It operates from a fixed 25 or 27 MHz crystal (XA/XB), features independent core (VDD) and output (VDDOx) supply rails (1.8/2.5/3.3 V), and delivers configurable rise/fall times, output state (high/low/Hi-Z) on disable, and per-output spread spectrum modulation (±0.1% to ±1.5%, 31.5 kHz rate).

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	8 independent CMOS clock outputs (CLK0–CLK7)
Frequency range	2.5 kHz to 200 MHz per output; only two unique frequencies >112.5 MHz simultaneously allowed
Period jitter	<70 ps pk-pk (typ), measured across all 8 outputs running at specified test frequencies
Reference input	25 MHz or 27 MHz fundamental-mode AT-cut crystal (XA/XB); no external load caps required for 6–10 pF CL
Supply flexibility	Separate VDD (1.71–3.6 V) and VDDOx (1.71–3.6 V) rails enable level translation and mixed-voltage system interfacing
Spread spectrum	Selectable per output: down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%), modulated at 31.5 kHz
Power consumption	25 mA typ core current with all 8 outputs enabled; 50 µA in power-down mode (PDN = VDD)

Pinout & Package

SI5350A-B01991-GM is packaged in a 20-pin QFN (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Rev. 1.2 datasheet Section 7.1.

Pin/Terminal	Circuit Role	Design Meaning
XA, XB	Crystal reference input pair	Differential crystal oscillator interface; supports 25 or 27 MHz AT-cut crystals with internal 0/6/8/10 pF load capacitance
CLK0–CLK7	CMOS clock outputs	Individually configurable frequency, drive strength, invert/non-invert, and spread spectrum; each tied to dedicated MultiSynth divider
VDD, GND	Core power and ground	Supplies PLLs, logic, and MultiSynths; requires local 0.1 µF decoupling; sequencing mandates VDD powered before or with VDDOx
VDDOA–VDDOD	Output buffer supplies	Four independent 1.71–3.6 V rails (VDDOA for CLK0/1, VDDOB for CLK2/3, etc.) enabling mixed-voltage clock distribution
P0–P4	Configurable control inputs	Programmable as OEB_0/1/2 (output enable), PDN (global power-down), FS_0/FS_1 (dual-frequency select), or SSEN (spread spectrum enable)

Key Features

Feature	Design Value
Factory-programmed configuration	Delivers exact pre-validated frequency plan (e.g., 74.25/24.576/48/125 MHz set) without I²C interface or runtime programming
Glitchless frequency switching	Hardware-controlled transition between F1_x and F2_x frequencies on CLK0–CLK2 (20-QFN) or CLK0–CLK1 (16-QFN) with zero cycle loss
HCSL-compatible outputs	Configurable via 2.5 V VDDO rail and external 511 Ω/240 Ω termination to meet HCSL jitter and swing requirements (only on 10-MSOP and 20-QFN packages)
Per-output spread spectrum	Independent enable/disable and profile selection (down/center spread, depth, rate) for EMI reduction on specific clock domains without affecting others
Static phase offset	Fixed, deterministic phase relationship between any two outputs - essential for timing-critical interfaces like HDMI pixel clocks and audio sample rates

Applications

HDMI Video Timing	Residential Gateway Clocking
Use Scenario: Generating synchronized pixel clock (74.25 MHz), audio sample clock (24.576 MHz), and auxiliary timing (48 MHz) for HDMI transmitter in set-top box or Blu-ray player. IC Role / Device Role / Timing Role: Single-chip replacement for three discrete XOs, providing phase-aligned, low-jitter clocks with shared crystal reference. Use Value: Eliminates board space, BOM cost, and layout complexity of multiple oscillators while meeting HDMI spec jitter limits (<70 ps pk-pk).	Use Scenario: Supplying Ethernet PHY (25 MHz), USB controller (48 MHz), CPU (33.333 MHz), and Wi-Fi baseband (28.322 MHz) in home router with single timing source. IC Role / Device Role / Timing Role: Centralized clock hub distributing non-integer-related frequencies from one crystal, reducing EMI coupling between domains. Use Value: Enables compact, cost-sensitive design with spread spectrum on high-speed Ethernet clock to pass FCC Class B emissions testing.
Audio/Video Processor Support	Network Storage Controller
Use Scenario: Driving video processor (74.25 MHz), audio codec (22.5792 MHz), and HDMI receiver (125 MHz) in AV receiver with precise inter-channel phase alignment. IC Role / Device Role / Timing Role: Multi-synthesizer generating exact broadcast-standard frequencies with static phase offset control between audio and video paths. Use Value: Ensures lip-sync accuracy and eliminates audible artifacts caused by clock domain misalignment or jitter-induced sampling errors.	Use Scenario: Providing SATA reference (75 MHz), PCIe Gen1 (100 MHz), system bus (133 MHz), and management MCU clock (27 MHz) in NAS enclosure controller. IC Role / Device Role / Timing Role: Factory-configured 8-output generator supporting legacy and high-speed interfaces with independent voltage rails (3.3 V for SATA, 2.5 V for PCIe). Use Value: Avoids need for separate clock buffers or level shifters; meets PCIe Gen1 jitter requirement (<1.5 ps RMS) via optimized MultiSynth configuration.

HDMI Video Timing

Residential Gateway Clocking

Use Scenario: Generating synchronized pixel clock (74.25 MHz), audio sample clock (24.576 MHz), and auxiliary timing (48 MHz) for HDMI transmitter in set-top box or Blu-ray player.

IC Role / Device Role / Timing Role: Single-chip replacement for three discrete XOs, providing phase-aligned, low-jitter clocks with shared crystal reference.

Use Value: Eliminates board space, BOM cost, and layout complexity of multiple oscillators while meeting HDMI spec jitter limits (<70 ps pk-pk).

Use Scenario: Supplying Ethernet PHY (25 MHz), USB controller (48 MHz), CPU (33.333 MHz), and Wi-Fi baseband (28.322 MHz) in home router with single timing source.

IC Role / Device Role / Timing Role: Centralized clock hub distributing non-integer-related frequencies from one crystal, reducing EMI coupling between domains.

Use Value: Enables compact, cost-sensitive design with spread spectrum on high-speed Ethernet clock to pass FCC Class B emissions testing.

Audio/Video Processor Support

Network Storage Controller

Use Scenario: Driving video processor (74.25 MHz), audio codec (22.5792 MHz), and HDMI receiver (125 MHz) in AV receiver with precise inter-channel phase alignment.

IC Role / Device Role / Timing Role: Multi-synthesizer generating exact broadcast-standard frequencies with static phase offset control between audio and video paths.

Use Value: Ensures lip-sync accuracy and eliminates audible artifacts caused by clock domain misalignment or jitter-induced sampling errors.

Use Scenario: Providing SATA reference (75 MHz), PCIe Gen1 (100 MHz), system bus (133 MHz), and management MCU clock (27 MHz) in NAS enclosure controller.

IC Role / Device Role / Timing Role: Factory-configured 8-output generator supporting legacy and high-speed interfaces with independent voltage rails (3.3 V for SATA, 2.5 V for PCIe).

Use Value: Avoids need for separate clock buffers or level shifters; meets PCIe Gen1 jitter requirement (<1.5 ps RMS) via optimized MultiSynth configuration.

Equivalent & Alternatives

The following parts are listed as comparable options for similar clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5351A-B-GM	I²C-programmable (not factory-programmed); 8 outputs; requires external EEPROM or host MCU for configuration	Suitable for prototyping or field-upgradable systems where frequency plans change post-deployment	Choose Si5351A-B-GM if runtime reconfiguration or multi-design reuse is required; SI5350A-B01991-GM is optimal for fixed, high-volume production with guaranteed performance.
CDCE906PWR	TI device with 3 PLLs, 6 outputs; supports external clock input (CLKIN) in addition to crystal; no per-output spread spectrum	Better suited for systems requiring flexible reference sources (e.g., recovered clock from SERDES) or tighter phase noise specs at 12 kHz–20 MHz offset	Choose CDCE906PWR when external reference injection or lower integrated jitter in communication applications is prioritized over per-output EMI control.

Compared with Si5351A-B-GM and CDCE906PWR, SI5350A-B01991-GM offers factory-validated, zero-error frequency synthesis with hardware-only control - reducing firmware dependency and qualification risk in cost-sensitive consumer electronics, while maintaining superior per-output EMI management.

Availability

SI5350A-B01991-GM is available at Aetrix Electronics and suitable for HDMI video timing, residential gateway clocking, audio/video processor support, and network storage controller applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.

Supply support for SI5350A-B01991-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for wireless infrastructure, automotive, and broadband markets.

The Si5350A family was designed specifically for cost-sensitive, high-volume consumer and networking applications requiring flexible, crystal-replacement clock generation with minimal design overhead and guaranteed performance.

FAQ

What reference crystal frequency does the SI5350A-B01991-GM require?

The SI5350A-B01991-GM requires a 25 MHz or 27 MHz fundamental-mode AT-cut crystal connected to XA/XB pins. Internal load capacitance options (0/6/8/10 pF) eliminate need for external caps in most cases; crystals with 12 pF CL require ≤2 pF additional external capacitance. SI5350A-B01991-GM does not accept external clock signals at XTAL pins unless specifically configured during factory programming - standard operation uses crystal only.

Does the SI5350A-B01991-GM support HCSL-compatible outputs?

Yes, SI5350A-B01991-GM supports HCSL-compatible swing on CLK0–CLK7 when the corresponding VDDO rail (e.g., VDDOA for CLK0/CLK1) is set to 2.5 V and external 511 Ω/240 Ω termination is applied per output pair. This capability is confirmed for the 20-QFN package and enables direct interface with HCSL-receiving devices such as PCIe Gen1 endpoints without level-shifting circuitry.

How many unique high-frequency outputs can the SI5350A-B01991-GM generate simultaneously above 112.5 MHz?

The SI5350A-B01991-GM supports only two unique frequencies above 112.5 MHz at any time - for example, 125 MHz and 130 MHz. Multiple outputs may replicate the same high-frequency signal (e.g., four 125 MHz clocks), but introducing a third distinct frequency >112.5 MHz violates the device's synthesis resource allocation and will result in invalid configuration. This constraint is inherent to the dual-PLL/MultiSynth architecture.

Can the SI5350A-B01991-GM perform glitchless frequency switching?

Yes, SI5350A-B01991-GM supports hardware-based glitchless switching between two pre-programmed frequencies (F1_x and F2_x) on CLK0–CLK2 (20-QFN) using FS_0/FS_1 control pins. Transition occurs within 10 µs with zero cycle loss or metastability, verified under load conditions (CL = 5 pF, fCLKn > 1 MHz). This feature is factory-enabled and does not require I²C interaction or firmware intervention.

What is the maximum period jitter specification for the SI5350A-B01991-GM?

The SI5350A-B01991-GM has a typical period jitter of <70 ps pk-pk when all 8 outputs are active, measured across 10,000 cycles under worst-case real-world frequency plan (e.g., 33.33/74.25/27/24.576/22.5792/28.322/125/48 MHz). This value assumes default high-drive strength (50 Ω output impedance) and applies across the full operating temperature range (–40°C to +85°C) and supply voltages (1.8/2.5/3.3 V).

SI5350A-B01991-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Strip

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5350A-B01991-GM FAQ

1.How can I place an order for SI5350A-B01991-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5350A-B01991-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5350A-B01991-GM reliable?

The price and inventory of SI5350A-B01991-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5350A-B01991-GM is usually 5 days.

3.What payment methods are accepted for SI5350A-B01991-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5350A-B01991-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5350A-B01991-GM?

SI5350A-B01991-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5350A-B01991-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5350A-B01991-GM?

For technical support, including SI5350A-B01991-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5350A-B01991-GM requirements.

6.How does Aetrix verify that SI5350A-B01991-GM is sourced from the original manufacturer or authorized distributors?

All SI5350A-B01991-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5350A-B01991-GM meets industry standards.

7.What is the process for return or replacement of SI5350A-B01991-GM?

All SI5350A-B01991-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5350A-B01991-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5350A-B01991-GM part is unused and in its original packaging.

Return procedure for SI5350A-B01991-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…