Skyworks Solutions Inc. SI5350A-B02802-GT
- Part No.:
- SI5350A-B02802-GT
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
SI5350A-B02802-GT.pdf
- Description:
- IC ANY FREQ ANY OUT XTAL 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,152
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5350A-B02802-GT from Skyworks Solutions is a factory-programmed, pin-controlled CMOS clock generator delivering three independent output clocks (CLK0–CLK2) with 0 ppm frequency error across 2.5 kHz–200 MHz. It uses a 25 MHz or 27 MHz crystal reference, supports glitchless dual-frequency switching via FS_0/FS_1 pins, and operates with core VDD at 1.8/2.5/3.3 V and independent VDDO per output bank. It replaces multiple crystals/XOs in audio/video timing systems.
For engineers reviewing the SI5350A-B02802-GT datasheet, SI5350A-B02802-GT pinout, SI5350A-B02802-GT application, or SI5350A-B02802-GT equivalent, key selection criteria include its 3-output 10-MSOP package, factory-configured frequency plan, spread spectrum enable per output, static phase offset support, and HCSL-compatible swing capability when VDDOA = 2.5 V.
Technical Context
The SI5350A-B02802-GT implements a dual-PLL + eight fractional MultiSynth architecture-two PLLs (PLLA and PLLB) feed up to eight independently programmable dividers, though this specific variant is configured for three outputs. Each output uses a dedicated MultiSynth divider enabling non-integer-related frequencies with zero accumulated synthesis error.
It accepts only a fixed-frequency crystal (25 or 27 MHz) on XA/XB inputs, lacks I²C interface, and relies on five configurable control pins (P0–P4): PDN for full shutdown (50 µA standby), SSEN for global spread spectrum disable, and FS_0/FS_1 for glitchless frequency selection on CLK0–CLK2. Output drive strength and rise/fall time are hardware-configurable via internal settings.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | 3 independent CMOS clock outputs (CLK0, CLK1, CLK2) in 10-pin MSOP package |
| Frequency range | 2.5 kHz to 200 MHz per output; only two unique frequencies >112.5 MHz allowed simultaneously |
| Frequency accuracy | 0 ppm error-exact synthesis enabled by fractional MultiSynth architecture |
| Period jitter (typ) | < 70 ps pk-pk-measured across all 3 outputs running at 74.25 MHz, 24.576 MHz, and 48 MHz |
| Core supply | 1.8 V / 2.5 V / 3.3 V (±5% to ±10%), with independent VDDO banks for level translation |
| Crystal reference | 25 MHz or 27 MHz fundamental-mode AT-cut crystal; internal load caps configurable (0/6/8/10 pF) |
| Spread spectrum | Selectable per output: down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) at 31.5 kHz modulation rate |
Pinout & Package
SI5350A-B02802-GT is packaged in a 10-pin MSOP (3.0 mm × 4.9 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per Skyworks Rev. 1.2 datasheet Section 7.3 and Figure 4 (10-MSOP block diagram).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Core power supply | Supplies 1.8/2.5/3.3 V to PLLs, logic, and MultiSynths; must be powered before or concurrently with VDDO |
| VDDOA | Output bank A supply | Provides 1.8/2.5/3.3 V to CLK0, CLK1, CLK2; enables level translation and HCSL compatibility at 2.5 V |
| GND | Digital ground | Reference for all digital and output circuitry; requires low-inductance connection to thermal pad |
| XA / XB | Crytal oscillator inputs | Differential crystal interface for 25/27 MHz reference; internal load capacitance configurable via ClockBuilder Pro |
| CLK0 / CLK1 / CLK2 | CMOS clock outputs | Three independent, glitchless, frequency-programmable outputs; each supports invert/non-invert, high-Z disable, and spread spectrum |
| P0 / P1 / P2 | Configurable control pins | P0 = OEB_0 (output enable for CLK0); P1 = OEB_1 (CLK1); P2 = OEB_2 (CLK2); all support high/low/high-Z disable states |
| P3 | Power-down control | PDN: active-high shutdown-reduces current to 50 µA; device resumes operation within 10 ms of deassertion |
| P4 | Spread spectrum enable | SSEN: active-high global disable for all spread spectrum outputs; used during EMI compliance testing |
Key Features
| Feature | Design Value |
|---|---|
| Factory-programmed configuration | Eliminates need for external programming hardware or I²C bus; part ships ready-to-use with pre-defined frequencies and control pin mapping |
| Glitchless frequency switching | FS_0/FS_1 pins change CLK0–CLK2 between two factory-defined frequencies without clock interruption or metastability |
| Independent output voltage supplies | VDDOA allows CLK0–CLK2 to drive 1.8 V, 2.5 V, or 3.3 V logic domains simultaneously-no level shifters required |
| HCSL-compatible swing | When VDDOA = 2.5 V and output impedance set to 50 Ω, CLK0/CLK1 pair meets HCSL jitter and amplitude specs with external termination |
| Low-power operation | 20 mA typical core current with 3 outputs enabled; 50 µA in PDN mode-suitable for battery-backed or energy-sensitive systems |
Applications
| Audio/Video Timing | HDMI Source Timing |
|---|---|
Use Scenario: Generating synchronized clocks for HDMI transmitter, audio codec, and video processor in set-top boxes or Blu-ray players. IC Role / Device Role / Timing Role: Replaces four discrete crystals (27 MHz, 24.576 MHz, 74.25 MHz, 48 MHz) with single SI5350A-B02802-GT. Use Value: Reduces BOM count, PCB area, and timing skew; enables dynamic frequency switching for multi-standard video formats. | Use Scenario: Providing pixel clock (74.25 MHz), TMDS character clock (27 MHz), and audio sample clock (24.576 MHz) to HDMI PHY in residential gateways. IC Role / Device Role / Timing Role: Centralized clock source with deterministic phase relationships between outputs. Use Value: Eliminates inter-clock jitter accumulation; supports spread spectrum on pixel clock to meet FCC Class B radiated emissions limits. |
| USB Audio Interface | Embedded Video Capture |
Use Scenario: Driving USB audio controller (48 MHz), SPDIF transmitter (22.5792 MHz), and I²S codec (24.576 MHz) in portable DACs. IC Role / Device Role / Timing Role: Low-jitter (<70 ps pk-pk), factory-tuned 3-output clock generator with independent VDDOA for mixed-voltage signaling. Use Value: Ensures bit-perfect audio playback; avoids external regulators or level shifters for 1.8 V/3.3 V interface domains. | Use Scenario: Clocking image sensor interface (28.322 MHz), ISP (33.333 MHz), and Ethernet PHY (25 MHz) in handheld instrumentation cameras. IC Role / Device Role / Timing Role: Single-chip replacement for crystal oscillators and discrete clock buffers in space-constrained designs. Use Value: Reduces layout complexity and EMI from multiple clock sources; enables power-down of unused outputs to cut system idle power. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5350A-B-GT | Blank (unprogrammed) 10-MSOP variant requiring ClockBuilder Pro configuration and programming; no factory frequency plan | Requires post-manufacturing programming infrastructure; not drop-in replaceable for SI5350A-B02802-GT | Select only if custom frequency plans or field reconfiguration are needed; adds programming step and test overhead |
| Si5351A-B-GT | I²C-programmable 3-output variant with same 10-MSOP package but supports CLKIN (not just XTAL) and offers higher flexibility in runtime frequency changes | Lacks factory-programmed reliability for fixed-function systems; introduces I²C bus dependency and firmware integration | Prefer for dynamically reconfigurable systems; avoid where I²C resources are constrained or where guaranteed startup timing is critical |
Compared with SI5350A-B02802-GT, Si5350A-B-GT requires external programming and validation, while Si5351A-B-GT trades factory assurance for runtime flexibility-making SI5350A-B02802-GT optimal for cost-sensitive, high-volume, fixed-timing applications like consumer A/V gear.
Availability
SI5350A-B02802-GT is available at Aetrix Electronics and suitable for audio/video timing, HDMI source design, and embedded video capture applications requiring stable component supply, guaranteed factory configuration, and long-term production continuity.
Supply support for SI5350A-B02802-GT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog products.
The Si5350A family is designed for cost-sensitive, high-volume applications requiring flexible, low-jitter clock generation-specifically targeting crystal and XO replacement in consumer electronics, networking, and embedded systems.
FAQ
What reference crystal frequency does the SI5350A-B02802-GT require?
The SI5350A-B02802-GT requires either a 25 MHz or 27 MHz fundamental-mode AT-cut crystal connected across XA and XB pins. Internal load capacitance is factory-configured to match the crystal's specified CL (6/8/10 pF); external capacitors ≤2 pF may be added if CL = 12 pF. The SI5350A-B02802-GT does not accept external clock signals on XA/XB-only crystal operation is supported.
Does the SI5350A-B02802-GT support I²C configuration?
No, the SI5350A-B02802-GT is a pin-controlled, factory-programmed variant and does not include an I²C interface. All configuration-including output frequencies, spread spectrum settings, and control pin functions-is permanently programmed during manufacturing. To modify settings, a different part number must be ordered. The SI5350A-B02802-GT is intended for fixed-function applications where runtime reprogramming is unnecessary.
Can the SI5350A-B02802-GT generate frequencies above 112.5 MHz on all three outputs?
No-the SI5350A-B02802-GT supports only two unique frequencies above 112.5 MHz simultaneously. For example, it can output 125 MHz on CLK0 and 130 MHz on CLK1, but CLK2 must be ≤112.5 MHz or equal to one of the other two frequencies. This limitation arises from internal PLL resource allocation and is specified in Table 7 of the datasheet. The SI5350A-B02802-GT's factory configuration adheres strictly to this constraint.
How is spread spectrum applied to outputs on the SI5350A-B02802-GT?
Spread spectrum is factory-enabled on specific outputs of the SI5350A-B02802-GT and can be globally disabled via the SSEN pin (P4). It is only available on outputs derived from PLLA-not PLLB-and supports down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) at a fixed 31.5 kHz modulation rate. The SI5350A-B02802-GT's configuration defines which outputs have spread spectrum; it cannot be changed post-manufacture.
What is the thermal performance of the SI5350A-B02802-GT in its 10-MSOP package?
In a standard 2-layer PCB per JESD51-2A, the SI5350A-B02802-GT (10-MSOP) has a junction-to-ambient thermal resistance (θJA) of 150 °C/W and junction-to-board (ΨJB) of 82 °C/W. On a 4-layer board, θJA improves to 126 °C/W. These values assume proper thermal pad soldering and adequate copper pour. The SI5350A-B02802-GT operates across –40 °C to +85 °C ambient and maintains specification compliance within these thermal limits.
SI5350A-B02802-GT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 10-MSOP
SI5350A-B02802-GT FAQ
1.How can I place an order for SI5350A-B02802-GT through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5350A-B02802-GT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5350A-B02802-GT reliable?
The price and inventory of SI5350A-B02802-GT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5350A-B02802-GT is usually 5 days.
3.What payment methods are accepted for SI5350A-B02802-GT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5350A-B02802-GT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5350A-B02802-GT?
SI5350A-B02802-GT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5350A-B02802-GT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5350A-B02802-GT?
For technical support, including SI5350A-B02802-GT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5350A-B02802-GT requirements.
6.How does Aetrix verify that SI5350A-B02802-GT is sourced from the original manufacturer or authorized distributors?
All SI5350A-B02802-GT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5350A-B02802-GT meets industry standards.
7.What is the process for return or replacement of SI5350A-B02802-GT?
All SI5350A-B02802-GT units undergo pre-shipment inspection (PSI). If there is an issue with SI5350A-B02802-GT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5350A-B02802-GT part is unused and in its original packaging.
Return procedure for SI5350A-B02802-GT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5350A-B02802-GT Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

