Skyworks Solutions Inc. SI5350A-B04225-GTR
- Part No.:
- SI5350A-B04225-GTR
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
SI5350A-B04225-GTR.pdf
- Description:
- IC ANY FREQ ANY OUT XTAL 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,762
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5350A-B04225-GTR from Skyworks Solutions is a factory-programmed, pin-controlled CMOS clock generator with 3 outputs in 10-MSOP package, generating exact frequencies from 2.5 kHz to 200 MHz (0 ppm error) using a 25 MHz crystal reference. It delivers <70 ps pk-pk period jitter, supports spread spectrum on any output, and operates with independent core (1.8/2.5/3.3 V) and output (1.8/2.5/3.3 V) supplies - deployed in HDMI audio/video timing and residential gateway clock distribution.
For engineers reviewing the SI5350A-B04225-GTR datasheet, SI5350A-B04225-GTR pinout, SI5350A-B04225-GTR application, or SI5350A-B04225-GTR equivalent, key selection considerations include its fixed 3-output MSOP configuration, factory-programmed frequency plan, pin-based control (FS_0/1, SSEN, PDN, OEB), HCSL-compatible swing capability at 2.5 V VDDO, and absence of I²C interface.
Technical Context
The SI5350A-B04225-GTR implements a dual-PLL + per-output fractional MultiSynth™ architecture enabling simultaneous synthesis of three non-integer-related frequencies up to 200 MHz. Its PLLA-derived outputs support selectable spread spectrum (±0.1–±1.5% center-spread or –0.1––2.5% down-spread at 30–33 kHz modulation rate), while PLLB-synchronized outputs do not support spread spectrum.
It uses a fixed 25 MHz crystal (XA/XB) as sole frequency reference - no external CLKIN or voltage-controlled input - and supports static phase offset, rise/fall time control, and glitchless frequency switching via FS_0/FS_1 pins on CLK0/CLK1/CLK2. Output state (high/low/high-Z) when disabled is user-configurable per output.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | 3 independent CMOS clock outputs (CLK0–CLK2) |
| Frequency range | 2.5 kHz to 200 MHz per output; only two unique frequencies >112.5 MHz simultaneously allowed |
| Period jitter | <70 ps pk-pk (typical, all outputs active, worst-case real-world frequency plan) |
| Crystal reference | 25 MHz fixed-frequency AT-cut crystal (internal load capacitance configurable: 0/6/8/10 pF) |
| Supply flexibility | Independent core VDD (1.8/2.5/3.3 V) and output VDDO (1.8/2.5/3.3 V) rails enable level translation |
| Control interface | Pin-strapped only (no I²C); supports FS_0/FS_1, SSEN, PDN, OEB_0/OEB_1/OEB_2 |
| Package | 10-pin MSOP (3.0 × 4.9 mm, 0.5 mm pitch), RoHS-compliant, Pb-free |
Pinout & Package
SI5350A-B04225-GTR is housed in a 10-pin MSOP package (3.0 × 4.9 mm body, 0.5 mm lead pitch) with exposed thermal pad (not electrically connected). The package supports standard reflow profiles (JEDEC J-STD-020, peak 260 °C for 20–40 sec) and achieves θJA = 150 °C/W on 2-layer board.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Core supply | 1.8/2.5/3.3 V power for PLLs, logic, and MultiSynths; must be powered before or concurrently with VDDO |
| VDDOA | Output supply A | 1.8/2.5/3.3 V rail powering CLK0; enables level translation and HCSL-compatible swing at 2.5 V |
| VDDOB | Output supply B | 1.8/2.5/3.3 V rail powering CLK1; independent of VDDOA for mixed-voltage system interfacing |
| VDDOC | Output supply C | 1.8/2.5/3.3 V rail powering CLK2; allows three distinct I/O voltage domains |
| GND | Ground | Analog/digital common return; requires low-impedance connection to minimize noise coupling |
| XA / XB | Crytal input | Differential crystal oscillator terminals for 25 MHz AT-cut crystal; internal load caps configurable via ClockBuilder Pro |
| CLK0 / CLK1 / CLK2 | CMOS clock outputs | Three programmable outputs; each supports invert/non-invert, high/low/high-Z disable state, and optional spread spectrum (PLLA only) |
| P0 / P1 / P2 / P3 / P4 | Configurable control pins | Factory-assigned roles: P0=PDN, P1=SSEN, P2=FS_0, P3=FS_1, P4=OEB_0 (OEB_1/OEB_2 tied internally per config) |
Key Features
| Feature | Design Value |
|---|---|
| Factory-programmed frequency plan | Eliminates need for external configuration memory or host MCU initialization; boots to defined clocks immediately |
| Glitchless frequency switching | FS_0/FS_1 pins change CLK0–CLK2 between two pre-programmed frequencies without clock interruption or metastability |
| HCSL-compatible output swing | Configurable at 2.5 V VDDO with external termination (511 Ω + 240 Ω) to meet HCSL jitter specs for PCIe Gen1 applications |
| Spread spectrum per-output enable | SSEN pin disables spread spectrum globally across all enabled outputs - critical for EMI compliance testing iterations |
| Independent output supply rails | VDDOA/VDDOB/VDDOC allow direct interfacing to mixed-voltage SoCs (e.g., 1.8 V CPU core, 3.3 V peripheral bus) |
Applications
| HDMI Audio/Video Timing | Residential Gateway Clocking |
|---|---|
Use Scenario: Generating synchronized 74.25 MHz (HDMI pixel clock), 24.576 MHz (audio sample rate), and 48 MHz (USB controller) from single 25 MHz crystal in set-top box. IC Role / Device Role / Timing Role: Primary clock source replacing three discrete XOs; provides exact frequencies with 0 ppm error and <70 ps jitter. Use Value: Reduces BOM cost and PCB area vs. multiple crystals; eliminates inter-clock skew and improves HDMI video stability. | Use Scenario: Delivering 33.333 MHz (CPU), 27 MHz (Ethernet PHY), and 28.322 MHz (Wi-Fi baseband) in broadband router with shared 25 MHz reference. IC Role / Device Role / Timing Role: Single-point timing hub distributing phase-aligned clocks to heterogeneous subsystems. Use Value: Enables deterministic latency across network interfaces; simplifies layout by eliminating separate crystal footprints near each IC. |
| Printers & Scanners | Handheld Instrumentation |
Use Scenario: Providing 22.5792 MHz (video processing), 48 MHz (USB 2.0), and 125 MHz (image sensor interface) in multifunction printer with compact form factor. IC Role / Device Role / Timing Role: Multi-frequency clock generator supporting mixed-speed peripherals from one crystal. Use Value: Avoids crystal aging drift between sources; maintains precise timing alignment during high-speed scanning operations. | Use Scenario: Supplying 27 MHz (ADC sampling), 74.25 MHz (display interface), and 24.576 MHz (audio codec) in portable oscilloscope with battery-powered operation. IC Role / Device Role / Timing Role: Low-power, high-accuracy clock source with configurable output states to reduce idle current. Use Value: Extends battery life via per-output power-down; meets jitter requirements for 12-bit ADC sampling accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5350A-B04224-GT | Same 3-output 10-MSOP package and 25 MHz crystal reference, but factory-programmed for different frequency set (e.g., 27/48/125 MHz instead of 74.25/24.576/48 MHz) | Targets USB 3.0 + display + sensor timing instead of HDMI + audio + USB 2.0 | Select based on required output frequency plan - both require ClockBuilder Pro-generated part numbers |
| Si5351A-B-GT | I²C-programmable (not factory-programmed), 3-output 10-MSOP, same 25 MHz crystal reference, but higher typical period jitter (95 ps pk-pk vs. 70 ps) | Suitable for prototyping or low-volume designs requiring runtime reconfiguration; not drop-in compatible due to I²C interface and different control pin mapping | Choose Si5351A-B-GT only if dynamic frequency changes or field updates are required; SI5350A-B04225-GTR offers lower jitter and simpler integration |
Compared with Si5351A-B-GT, SI5350A-B04225-GTR delivers lower jitter and zero-host-configuration boot, while Si5350A-B04224-GT offers identical form-factor and performance but targets alternate frequency combinations - making SI5350A-B04225-GTR optimal for HDMI-centric consumer AV systems.
Availability
SI5350A-B04225-GTR is available at Aetrix Electronics and suitable for HDMI audio/video timing, residential gateway clock distribution, and printer/scanner timing requiring stable component supply, long-term lifecycle support, and guaranteed factory-programmed configurations.
Supply support for SI5350A-B04225-GTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs.
The Si5350A family is designed for cost-sensitive, high-volume consumer and networking applications requiring flexible, low-jitter clock generation from a single crystal - replacing multiple discrete oscillators while maintaining signal integrity.
FAQ
What is the reference clock requirement for SI5350A-B04225-GTR?
The SI5350A-B04225-GTR requires a 25 MHz fundamental-mode AT-cut crystal connected across XA and XB pins. It does not accept external clock signals or 27 MHz crystals. Internal load capacitance is factory-configured (0/6/8/10 pF) via ClockBuilder Pro; external capacitors ≤2 pF may be added if needed. SI5350A-B04225-GTR cannot operate with voltage-controlled or CLKIN references - only the specified 25 MHz crystal.
Does SI5350A-B04225-GTR support I²C configuration?
No, SI5350A-B04225-GTR is factory-programmed and pin-controlled only. It lacks I²C interface pins and firmware - all functionality (frequencies, spread spectrum, output states, drive strength) is固化 at manufacturing. Configuration changes require ordering a new part number. This differs from Si5351A-B-GT, which supports runtime I²C writes. SI5350A-B04225-GTR boots directly to its programmed clocks without host intervention.
Can SI5350A-B04225-GTR generate frequencies above 112.5 MHz?
Yes, SI5350A-B04225-GTR supports frequencies up to 200 MHz, but only two *unique* frequencies above 112.5 MHz may be active simultaneously - e.g., 125 MHz on CLK0 and 130 MHz on CLK1 is valid, but adding 150 MHz on CLK2 violates the specification. Duplicate frequencies (e.g., 125 MHz on all three outputs) are permitted. This constraint arises from internal PLL bandwidth and MultiSynth resource allocation in the 3-output variant.
How is spread spectrum enabled or disabled on SI5350A-B04225-GTR?
Spread spectrum is enabled per-output during factory programming for PLLA-derived clocks only. It is globally disabled by pulling the SSEN pin (P1) low - a hardware control that requires no software or configuration change. SSEN has no effect on PLLB-synchronized outputs, and spread spectrum is unavailable on any output tied to PLLB. SI5350A-B04225-GTR does not support per-output SSEN control; the pin affects all spread-spectrum-enabled outputs simultaneously.
What are the power supply requirements for SI5350A-B04225-GTR?
SI5350A-B04225-GTR requires separate core (VDD) and output (VDDOA/VDDOB/VDDOC) supplies, each independently selectable at 1.8 V, 2.5 V, or 3.3 V. VDD must be powered before or concurrently with all VDDO rails. Typical core current is 20 mA (3 outputs enabled); per-output buffer current is 2.2–5.6 mA into 5 pF. Power-down mode (PDN = high) reduces current to 50 µA. SI5350A-B04225-GTR exhibits excellent PSRR, eliminating need for external LDO filtering.
SI5350A-B04225-GTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 10-MSOP
SI5350A-B04225-GTR FAQ
1.How can I place an order for SI5350A-B04225-GTR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5350A-B04225-GTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5350A-B04225-GTR reliable?
The price and inventory of SI5350A-B04225-GTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5350A-B04225-GTR is usually 5 days.
3.What payment methods are accepted for SI5350A-B04225-GTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5350A-B04225-GTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5350A-B04225-GTR?
SI5350A-B04225-GTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5350A-B04225-GTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5350A-B04225-GTR?
For technical support, including SI5350A-B04225-GTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5350A-B04225-GTR requirements.
6.How does Aetrix verify that SI5350A-B04225-GTR is sourced from the original manufacturer or authorized distributors?
All SI5350A-B04225-GTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5350A-B04225-GTR meets industry standards.
7.What is the process for return or replacement of SI5350A-B04225-GTR?
All SI5350A-B04225-GTR units undergo pre-shipment inspection (PSI). If there is an issue with SI5350A-B04225-GTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5350A-B04225-GTR part is unused and in its original packaging.
Return procedure for SI5350A-B04225-GTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5350A-B04225-GTR Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

