Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5350A-B04458-GM

Name: SI5350A-B04458-GM
Brand: Skyworks Solutions Inc.
SKU: SI5350A-B04458-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5350A-B04458-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5350A-B04458-GM.pdf

Description:: IC CLOCK GENERATOR

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,604

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5350A-B04458-GM from Skyworks Solutions is a factory-programmed, pin-controlled CMOS clock generator delivering up to 8 independent output frequencies (2.5 kHz–200 MHz) with 0 ppm synthesis error, low period jitter (<70 ps pk-pk), and configurable spread spectrum on any output. It replaces multiple crystals/XOs in audio/video systems, residential gateways, and networking equipment using a single 25 or 27 MHz crystal reference.

For engineers reviewing the SI5350A-B04458-GM datasheet, SI5350A-B04458-GM pinout, SI5350A-B04458-GM application, or SI5350A-B04458-GM equivalent, key selection factors include its 20-QFN package with 20 pins, dual-PLL + fractional MultiSynth architecture, independent VDD/VDDO voltage rails (1.8/2.5/3.3 V), and support for glitchless frequency switching via FS_0/FS_1 control pins.

Technical Context

The SI5350A-B04458-GM implements two high-frequency PLLs (PLLA and PLLB) feeding eight independent fractional MultiSynth dividers-one per output-enabling simultaneous non-integer-related frequencies. PLLA supports spread spectrum modulation (±0.1% to ±1.5% center-spread, 30–33 kHz rate); PLLB does not.

It accepts only a fixed 25 or 27 MHz crystal (XA/XB), not external clock inputs, and uses internal load capacitance options (0/6/8/10 pF) for XTAL interface. Output drive strength defaults to 50 Ω impedance, with rise/fall times of 1–1.5 ns (20–80%, CL = 5 pF).

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	8 independent CMOS clock outputs (CLK0–CLK7)
Frequency range	2.5 kHz to 200 MHz per output; max two unique frequencies >112.5 MHz simultaneously
Period jitter	<70 ps pk-pk (typical, all outputs active, worst-case config)
Core supply	1.71–1.89 V, 2.25–2.75 V, or 3.0–3.6 V - supports mixed-voltage system integration
Output supply	VDDOx independently configurable per output bank (1.71–1.89 V / 2.25–2.75 V / 3.0–3.6 V)
Crystal reference	25 MHz or 27 MHz fundamental-mode AT-cut crystal only (no CLKIN support)
Spread spectrum	Selectable per-output down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) at 30–33 kHz

Pinout & Package

SI5350A-B04458-GM is packaged in a 20-pin QFN (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Rev. 1.2 datasheet Section 7.1.

Pin/Terminal	Circuit Role	Design Meaning
GND	Ground reference	Common return for core and output supplies; must be connected to low-impedance PCB plane
VDD	Core supply input	Supplies PLLs, logic, and MultiSynths; sequencing requires VDD powered before or with VDDOx
VDDOA–VDDOD	Output buffer supplies	Four independent VDDO rails (each powers two CLK outputs); enable level translation and HCSL compatibility at 2.5 V
CLK0–CLK7	CMOS clock outputs	Eight configurable outputs; each supports invert/non-invert, high/low/Hi-Z disable state, and optional FS-selectable dual frequency
XA, XB	Crytal oscillator inputs	Differential crystal connection; internal load caps (0/6/8/10 pF) programmable via ClockBuilder Pro
P0–P4	Configurable control pins	Factory-assigned roles: P0=FS_0, P1=FS_1, P2=OEB_0, P3=OEB_1, P4=OEB_2 (output enables); SSEN and PDN assigned to unused pins if not needed

Key Features

Feature	Design Value
Factory-programmed configuration	Delivers exact pre-validated frequency plan (no I²C programming required in-system)
Glitchless frequency switching	FS_0/FS_1 pins change output frequency without clock interruption or phase discontinuity
HCSL-compatible swing	Configurable via 2.5 V VDDO rail + external termination (511 Ω/240 Ω) on CLK pairs for PCIe Gen1 compliance
Independent output power-down	Unused CLK outputs can be disabled individually to reduce total current (typ. 25 mA with all 8 enabled)
High PSRR	Eliminates need for external LDOs or ferrite beads on VDD/VDDO lines

Applications

Audio/Video Processing	Residential Gateway
Use Scenario: HDMI transmitter, audio codec, and video processor require synchronized clocks at 74.25 MHz, 24.576 MHz, and 48 MHz within same SoC platform. IC Role / Device Role / Timing Role: Single-source multi-frequency clock generator replacing three discrete XOs and reducing board space by >60%. Use Value: Eliminates timing skew between domains, supports dynamic frequency switching during format changes, and lowers BOM cost versus multiple oscillators.	Use Scenario: DSL/cable gateway integrates CPU, Ethernet PHY, USB controller, and Wi-Fi SoC - each requiring distinct clock frequencies (33.33 MHz, 125 MHz, 48 MHz, 28.322 MHz). IC Role / Device Role / Timing Role: Centralized clock hub providing isolated, low-jitter clocks with independent voltage rails per subsystem. Use Value: Enables clean power domain separation (1.8 V CPU, 3.3 V PHY), reduces EMI via per-output spread spectrum, and simplifies layout with single crystal reference.
Networking Equipment	XO Replacement
Use Scenario: Small-form-factor switch uses 25 MHz crystal but needs 25 MHz, 125 MHz, and 250 MHz clocks for MAC, PHY, and SerDes interfaces. IC Role / Device Role / Timing Role: Frequency-flexible clock synthesizer generating integer and non-integer multiples from one reference. Use Value: Avoids costly high-frequency XO sourcing; supports future firmware updates to adjust frequencies without hardware change.	Use Scenario: Legacy design uses four 25 MHz XOs for different peripherals; redesign targets cost reduction and supply chain consolidation. IC Role / Device Role / Timing Role: Drop-in replacement clock generator with identical 25 MHz crystal interface and pin-compatible 20-QFN footprint. Use Value: Reduces component count from 4 → 1, cuts inventory SKUs, and improves long-term availability versus aging XO vendors.

Audio/Video Processing

Residential Gateway

Use Scenario: HDMI transmitter, audio codec, and video processor require synchronized clocks at 74.25 MHz, 24.576 MHz, and 48 MHz within same SoC platform.

IC Role / Device Role / Timing Role: Single-source multi-frequency clock generator replacing three discrete XOs and reducing board space by >60%.

Use Value: Eliminates timing skew between domains, supports dynamic frequency switching during format changes, and lowers BOM cost versus multiple oscillators.

Use Scenario: DSL/cable gateway integrates CPU, Ethernet PHY, USB controller, and Wi-Fi SoC - each requiring distinct clock frequencies (33.33 MHz, 125 MHz, 48 MHz, 28.322 MHz).

IC Role / Device Role / Timing Role: Centralized clock hub providing isolated, low-jitter clocks with independent voltage rails per subsystem.

Use Value: Enables clean power domain separation (1.8 V CPU, 3.3 V PHY), reduces EMI via per-output spread spectrum, and simplifies layout with single crystal reference.

Networking Equipment

XO Replacement

Use Scenario: Small-form-factor switch uses 25 MHz crystal but needs 25 MHz, 125 MHz, and 250 MHz clocks for MAC, PHY, and SerDes interfaces.

IC Role / Device Role / Timing Role: Frequency-flexible clock synthesizer generating integer and non-integer multiples from one reference.

Use Value: Avoids costly high-frequency XO sourcing; supports future firmware updates to adjust frequencies without hardware change.

Use Scenario: Legacy design uses four 25 MHz XOs for different peripherals; redesign targets cost reduction and supply chain consolidation.

IC Role / Device Role / Timing Role: Drop-in replacement clock generator with identical 25 MHz crystal interface and pin-compatible 20-QFN footprint.

Use Value: Reduces component count from 4 → 1, cuts inventory SKUs, and improves long-term availability versus aging XO vendors.

Equivalent & Alternatives

The following parts are listed as comparable options for similar clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5350A-B-GM	Blank (unprogrammed) version requiring ClockBuilder Pro configuration and field programming via I²C	Requires host MCU and firmware support; not suitable for production without programming infrastructure	Choose only if frequency plan may change post-production or if design requires runtime reconfiguration
Si5351A-B-GM	I²C-programmable 8-output variant with CLKIN capability (supports external reference), no factory-programming option	Supports flexible reference sources (XTAL or CLKIN) but lacks guaranteed 0 ppm accuracy without calibration	Prefer when system already includes I²C master and needs reference flexibility over guaranteed synthesis accuracy

Compared with Si5350A-B-GM and Si5351A-B-GM, SI5350A-B04458-GM delivers guaranteed out-of-box operation with zero configuration overhead, tighter jitter performance due to optimized factory tuning, and superior EMI control via deterministic spread spectrum settings - making it optimal for high-volume, cost-sensitive consumer electronics.

Availability

SI5350A-B04458-GM is available at Aetrix Electronics and suitable for audio/video processing, residential gateway platforms, and networking equipment requiring stable component supply, consistent factory-programmed timing behavior, and long-term lifecycle support.

Supply support for SI5350A-B04458-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.

The Si5350A product line delivers highly flexible, factory-programmable clock generators targeting cost-sensitive applications needing precise multi-frequency synthesis without I²C infrastructure - especially consumer audio/video, home networking, and embedded computing.

FAQ

What is the reference clock requirement for SI5350A-B04458-GM?

The SI5350A-B04458-GM requires a 25 MHz or 27 MHz fundamental-mode AT-cut crystal connected across XA and XB pins. It does not accept external clock signals (CLKIN) - only crystal reference. Internal load capacitance options (0/6/8/10 pF) are factory-configured to match the crystal's specified load value, eliminating external capacitors in most cases.

Does SI5350A-B04458-GM support HCSL output levels?

Yes, SI5350A-B04458-GM supports HCSL-compatible swing when the corresponding VDDO rail (e.g., VDDOA for CLK0/CLK1) is set to 2.5 V and external 511 Ω/240 Ω termination is applied per output pair. This configuration meets PCIe Gen1 jitter and amplitude requirements and is validated for use in 20-QFN and 10-MSOP packages.

How many frequencies above 112.5 MHz can SI5350A-B04458-GM generate simultaneously?

SI5350A-B04458-GM can output no more than two *unique* frequencies above 112.5 MHz at once (e.g., 125 MHz and 130 MHz). However, it can replicate the same high-frequency signal across multiple outputs - for example, 125 MHz on CLK0–CLK3 and 130 MHz on CLK4–CLK7 - satisfying multi-lane SerDes timing requirements.

Can SI5350A-B04458-GM be reprogrammed after deployment?

No, SI5350A-B04458-GM is factory-programmed with a fixed configuration and has no I²C interface or in-field reprogramming capability. Its pin-strapped control (FS_0/FS_1, OEB_0–OEB_2, SSEN, PDN) allows runtime selection among pre-defined modes but does not permit altering the base frequency plan or PLL parameters post-manufacture.

What is the thermal performance of SI5350A-B04458-GM in a 4-layer PCB layout?

In a standard 4-layer board per JESD51-5/7, SI5350A-B04458-GM (20-QFN) exhibits θJA = 41 °C/W and ΨJB = 16 °C/W. With typical 25 mA core current and 8 active outputs, junction temperature rise remains under 25 °C above ambient at 25 °C ambient - well within the –40 to 85 °C operating range and supporting reliable operation in enclosed residential gateway enclosures.

SI5350A-B04458-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Strip

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5350A-B04458-GM FAQ

1.How can I place an order for SI5350A-B04458-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5350A-B04458-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5350A-B04458-GM reliable?

The price and inventory of SI5350A-B04458-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5350A-B04458-GM is usually 5 days.

3.What payment methods are accepted for SI5350A-B04458-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5350A-B04458-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5350A-B04458-GM?

SI5350A-B04458-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5350A-B04458-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5350A-B04458-GM?

For technical support, including SI5350A-B04458-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5350A-B04458-GM requirements.

6.How does Aetrix verify that SI5350A-B04458-GM is sourced from the original manufacturer or authorized distributors?

All SI5350A-B04458-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5350A-B04458-GM meets industry standards.

7.What is the process for return or replacement of SI5350A-B04458-GM?

All SI5350A-B04458-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5350A-B04458-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5350A-B04458-GM part is unused and in its original packaging.

Return procedure for SI5350A-B04458-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…