Skyworks Solutions Inc. SI5350A-B04723-GMR
- Part No.:
- SI5350A-B04723-GMR
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- 20-VFQFN Exposed Pad
- Datasheet:
-
SI5350A-B04723-GMR.pdf
- Description:
- IC ANY FREQ ANY OUT XTAL 20QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,192
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5350A-B04723-GMR from Skyworks Solutions is a factory-programmed, pin-controlled CMOS clock generator delivering up to 8 independent output frequencies (2.5 kHz–200 MHz) with 0 ppm synthesis error, <70 ps pk-pk period jitter, and configurable spread spectrum on any output. It operates from a 25 or 27 MHz crystal reference and supports independent core (1.8/2.5/3.3 V) and output (1.8/2.5/3.3 V) supply rails for level translation in mixed-voltage systems such as audio/video SoC platforms.
For engineers reviewing the SI5350A-B04723-GMR datasheet, SI5350A-B04723-GMR pinout, SI5350A-B04723-GMR application, or SI5350A-B04723-GMR equivalent, this device enables precise multi-frequency clocking without I²C interface overhead, supports glitchless frequency switching via FS pins, and integrates HCSL-compatible swing when VDDO = 2.5 V - critical for HDMI PHY, USB controller, and Ethernet PHY timing in residential gateways and set-top boxes.
Technical Context
The SI5350A-B04723-GMR implements a dual-PLL + eight fractional MultiSynth™ architecture, enabling simultaneous non-integer-related outputs. Each output uses a dedicated high-resolution divider with selectable F1/F2 frequency pairs controlled by FS_0/FS_1 pins - supporting dynamic rate changes without phase discontinuity.
It accepts only a fixed-frequency crystal (25 or 27 MHz) at XA/XB inputs, not external clock or voltage-referenced inputs. Spread spectrum is available only on PLLA-synchronized outputs (not PLLB), with modulation rates fixed at 31.5 kHz and deviation selectable in 0.1% steps (±0.1% to ±1.5% center-spread or –0.1% to –2.5% down-spread).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | 8 independent CMOS clock outputs (CLK0–CLK7) |
| Frequency range | 2.5 kHz to 200 MHz per output; max two unique frequencies >112.5 MHz simultaneously |
| Period jitter | <70 ps pk-pk typical (all outputs active, worst-case real-world frequency plan) |
| Core supply | 1.71–1.89 V / 2.25–2.75 V / 3.0–3.6 V - supports mixed-rail SoC integration |
| Output supply (VDDOx) | Independent 1.71–1.89 V / 2.25–2.75 V / 3.0–3.6 V per output group - enables HCSL swing at 2.5 V |
| Crystal reference | 25 MHz or 27 MHz AT-cut crystal only - no CLKIN or voltage-referenced input support |
| Control interface | Pin-strapped only (P0–P4); no I²C bus required - simplifies layout and eliminates firmware dependency |
Pinout & Package
SI5350A-B04723-GMR is packaged in a 20-pin QFN (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Rev. 1.2 datasheet Section 7.1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND | Ground reference | Common return for core, outputs, and crystal oscillator - must be low-inductance connection to PCB ground plane |
| VDD | Core supply | Supplies PLLs, control logic, and MultiSynths - sequencing requires VDD powered before or concurrently with all VDDOx |
| VDDOA–VDDOD | Output buffer supplies | Four independent 1.8/2.5/3.3 V rails - VDDOA powers CLK0/1; VDDOB powers CLK2/3; etc. Enables HCSL swing when set to 2.5 V |
| CLK0–CLK7 | CMOS clock outputs | Eight buffered clocks - each configurable for F1/F2 frequency pair, invert/non-invert, and high-Z/low/high disable state |
| XA, XB | Crystal oscillator inputs | Differential crystal connection - internal load capacitance configurable (0/6/8/10 pF) via ClockBuilder Pro; supports 25 or 27 MHz only |
| P0–P4 | Programmable control pins | P0 = FS_0; P1 = FS_1; P2 = SSEN; P3 = PDN; P4 = OEB_2 - direct hardware control without I²C |
Key Features
| Feature | Design Value |
|---|---|
| Factory-programmed configuration | Predefined frequency plan, spread spectrum settings, and pin mappings - shipped ready-to-use with no runtime programming |
| Glitchless frequency switching | F1/F2 selection on CLK0–CLK2 (20-QFN) via FS_0/FS_1 pins - avoids system reset or lock-up during clock rate transitions |
| HCSL-compatible outputs | Configurable when VDDO = 2.5 V and INV enabled - meets HCSL jitter and swing requirements for PCIe Gen1 and SATA interfaces |
| Low-power operation | 25 mA typical core current with all 8 outputs enabled - optimized for battery-backed or thermally constrained embedded systems |
| Spread spectrum per-output control | Independent enable/disable via SSEN pin or register - allows EMI reduction on noise-sensitive outputs while preserving stability on timing-critical ones |
Applications
| HDMI Audio/Video Timing | Residential Gateway SoC |
|---|---|
Use Scenario: Generating synchronized clocks for HDMI transmitter (74.25 MHz), audio codec (24.576 MHz), and video processor (27 MHz) from a single 27 MHz crystal. IC Role / Device Role / Timing Role: Primary clock source replacing three discrete XOs - provides exact frequencies with 0 ppm error and sub-70 ps jitter. Use Value: Reduces BOM cost and board area vs. multiple oscillators; eliminates inter-clock skew and improves signal integrity in high-speed video paths. |
Use Scenario: Supplying clocks to CPU (33.333 MHz), Ethernet PHY (25 MHz), USB controller (48 MHz), and Wi-Fi baseband (28.322 MHz) in a compact gateway platform. IC Role / Device Role / Timing Role: Centralized clock generator with independent VDDO rails - isolates noise between digital and analog subsystems. Use Value: Enables mixed-voltage operation (1.8 V CPU, 2.5 V PHY, 3.3 V USB) without level shifters; spread spectrum on USB clock reduces conducted EMI. |
| Set-Top Box Media Processor | Networked Audio Equipment |
Use Scenario: Delivering 125 MHz (video decode), 74.25 MHz (HDMI), 48 MHz (USB), and 22.5792 MHz (Dolby Digital audio) from one 27 MHz crystal in a space-constrained STB design. IC Role / Device Role / Timing Role: Multi-frequency synthesizer with pin-strapped frequency select - supports dual-video-standard operation (NTSC/PAL) via FS pins. Use Value: Eliminates need for multiple crystals and associated load capacitors; glitchless switching enables seamless format change without audio dropouts. |
Use Scenario: Providing low-jitter clocks to ADC/DAC (24.576 MHz), DSP (48 MHz), and network interface (25 MHz) in professional audio gear requiring <100 ps jitter. IC Role / Device Role / Timing Role: Jitter-optimized clock source with independent output drive strength control - minimizes sampling clock uncertainty. Use Value: Achieves <70 ps pk-pk period jitter at 24.576 MHz - directly improves SNR and THD performance in 24-bit/192 kHz audio conversion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5350A-B-GM | Blank (unprogrammed) 20-QFN variant - requires ClockBuilder Pro configuration and field programming | Used where custom frequency plans are developed late in design cycle or require post-silicon tuning | Select SI5350A-B04723-GMR for production-ready timing; choose Si5350A-B-GM only if programmability is mandatory |
| Si5351A-B-GM | I²C-programmable 8-output variant with identical architecture but supports XTAL-only reference and lacks FS pin control for F1/F2 switching | Suitable for firmware-managed systems needing runtime reconfiguration, but adds I²C routing and software overhead | Choose SI5350A-B04723-GMR for pin-strapped simplicity and deterministic boot behavior; Si5351A-B-GM only if dynamic frequency updates are required |
Compared with Si5350A-B-GM and Si5351A-B-GM, SI5350A-B04723-GMR delivers immediate plug-and-play operation with guaranteed factory-set frequencies, eliminates I²C bus contention and firmware dependencies, and uniquely supports hardware-triggered glitchless frequency switching - making it optimal for cost-sensitive, high-volume consumer electronics with fixed timing requirements.
Availability
SI5350A-B04723-GMR is available at Aetrix Electronics and suitable for HDMI transceivers, residential gateways, and set-top box designs requiring stable component supply, long-term lifecycle support, and guaranteed factory-programmed timing accuracy.
Supply support for SI5350A-B04723-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and power management solutions for wireless infrastructure, automotive, and industrial markets.
The Si5350A family is engineered for cost-sensitive, high-volume consumer electronics requiring flexible, crystal-replacement clock generation with zero ppm frequency error and ultra-low jitter - targeting audio/video, networking, and embedded computing applications.
FAQ
What reference crystal frequency does SI5350A-B04723-GMR support?
SI5350A-B04723-GMR supports only 25 MHz or 27 MHz AT-cut crystals connected to XA/XB pins. It does not accept external clock signals or voltage-referenced inputs. The internal load capacitance is configurable (0/6/8/10 pF) via ClockBuilder Pro, and external capacitors ≤2 pF may be added for crystals requiring 12 pF load.
Does SI5350A-B04723-GMR support HCSL output levels?
Yes, SI5350A-B04723-GMR supports HCSL-compatible swing when the corresponding VDDO rail (e.g., VDDOA for CLK0/1) is set to 2.5 V and the output is inverted. This configuration meets HCSL jitter and amplitude requirements for PCIe Gen1 and SATA interfaces, but is only supported in the 10-MSOP and 20-QFN packages.
How many independent frequencies can SI5350A-B04723-GMR generate above 112.5 MHz?
SI5350A-B04723-GMR can simultaneously output no more than two unique frequencies above 112.5 MHz. For example, 125 MHz on CLK0 and 130 MHz on CLK1 is allowed, but adding 150 MHz on CLK2 violates the specification. Multiple copies of the same high-frequency (e.g., 125 MHz on four outputs) are permitted.
Is I²C interface required to configure SI5350A-B04723-GMR?
No, SI5350A-B04723-GMR is factory-programmed and operates exclusively via pin-strapped control (P0–P4). It has no I²C interface, eliminating bus routing, pull-up resistors, and firmware initialization code. Configuration is fixed at manufacture - including output frequencies, spread spectrum settings, and F1/F2 mappings.
What is the maximum period jitter specification for SI5350A-B04723-GMR?
The maximum period jitter for SI5350A-B04723-GMR is 155 ps pk-pk (all outputs active, worst-case real-world frequency plan), with typical performance at <70 ps pk-pk. Jitter is measured over 10,000 cycles at default high-drive strength (50 Ω output impedance) and is highly dependent on the specific frequency plan deployed.
SI5350A-B04723-GMR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 20-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 20-QFN (4x4)
SI5350A-B04723-GMR FAQ
1.How can I place an order for SI5350A-B04723-GMR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5350A-B04723-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5350A-B04723-GMR reliable?
The price and inventory of SI5350A-B04723-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5350A-B04723-GMR is usually 5 days.
3.What payment methods are accepted for SI5350A-B04723-GMR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5350A-B04723-GMR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5350A-B04723-GMR?
SI5350A-B04723-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5350A-B04723-GMR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5350A-B04723-GMR?
For technical support, including SI5350A-B04723-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5350A-B04723-GMR requirements.
6.How does Aetrix verify that SI5350A-B04723-GMR is sourced from the original manufacturer or authorized distributors?
All SI5350A-B04723-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5350A-B04723-GMR meets industry standards.
7.What is the process for return or replacement of SI5350A-B04723-GMR?
All SI5350A-B04723-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5350A-B04723-GMR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5350A-B04723-GMR part is unused and in its original packaging.
Return procedure for SI5350A-B04723-GMR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5350A-B04723-GMR Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

