Skyworks Solutions Inc. SI5350A-B04825-GTR
- Part No.:
- SI5350A-B04825-GTR
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
SI5350A-B04825-GTR.pdf
- Description:
- IC ANY FREQ ANY OUT XTAL 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,847
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5350A-B04825-GTR from Skyworks Solutions is a factory-programmed, pin-controlled CMOS clock generator with three outputs in 10-pin MSOP package, generating frequencies from 2.5 kHz to 200 MHz (0 ppm error), supporting spread spectrum on any output, and operating from a 25 MHz crystal reference. It replaces multiple crystals/XOs in audio/video and embedded timing systems.
For engineers reviewing the SI5350A-B04825-GTR datasheet, SI5350A-B04825-GTR pinout, SI5350A-B04825-GTR application, or SI5350A-B04825-GTR equivalent, key selection factors include its 3-output MSOP configuration, glitchless frequency switching via FS pins, 70 ps peak-to-peak period jitter, independent VDD/VDDO supply rails (1.8/2.5/3.3 V), and HCSL-compatible swing capability at 2.5 V VDDO.
Technical Context
The SI5350A-B04825-GTR implements a dual-PLL + eight fractional MultiSynth architecture-two PLLs (PLLA/PLLB) feed up to eight independently programmable dividers, but this specific variant is configured for three outputs (CLK0–CLK2) in 10-MSOP. Each output supports two user-defined frequencies (F1_x/F2_x) selected by FS_0/FS_1 pins.
It uses a fixed 25 MHz crystal (XA/XB) as sole reference input; no external CLKIN support. Spread spectrum is available only on PLLA-synchronized outputs and modulates at 30–33 kHz with ±0.1% to ±1.5% center-spread or –0.1% to –2.5% down-spread, configurable per output.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | 3 independent CMOS clock outputs (CLK0–CLK2) |
| Frequency range | 2.5 kHz to 200 MHz per output; 0 ppm synthesis error |
| Period jitter | < 70 ps pk-pk (typ), measured across all 3 outputs running simultaneously |
| Crystal reference | 25 MHz fixed-frequency AT-cut crystal (XA/XB); internal load capacitance selectable (0/6/8/10 pF) |
| Supply flexibility | Core VDD: 1.71–1.89 V / 2.25–2.75 V / 3.0–3.6 V; Output VDDO: same voltage options, independent per rail |
| Spread spectrum | Selectable per output: center-spread (±0.1% to ±1.5%) or down-spread (–0.1% to –2.5%) at 30–33 kHz modulation rate |
| Power consumption | 20–30 mA core current (typ) with 3 outputs enabled; 50 µA in power-down mode (PDN = high) |
Pinout & Package
SI5350A-B04825-GTR is housed in a 10-pin MSOP package (3.0 × 4.9 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per Skyworks Rev. 1.2 datasheet Section 7.3 and Figure 4 (10-MSOP block diagram).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Core supply input | Supplies internal logic and PLLs; must be powered before or concurrently with VDDO |
| VDDOA | Output buffer supply for CLK0 | Configures output voltage level and drive strength for CLK0; enables HCSL compatibility when set to 2.5 V |
| VDDOB | Output buffer supply for CLK1 | Independent rail for CLK1; allows mixed-voltage clock domains on same device |
| VDDOC | Output buffer supply for CLK2 | Enables level translation for CLK2; decouples noise between output groups |
| CLK0–CLK2 | CMOS clock outputs | Each supports two frequencies (F1_x/F2_x) and invert/non-invert configuration; glitchless switching via FS pins |
| XA/XB | Crytal oscillator inputs | Differential crystal connection port; accepts 25 MHz fundamental-mode AT-cut crystal |
| P0–P4 | Programmable control inputs | Configured as OEB_0/1/2 (output enable), PDN (power down), FS_0/FS_1 (frequency select), or SSEN (spread spectrum enable) |
| GND | Ground reference | Common return for core and output supplies; requires low-impedance connection to thermal pad |
Key Features
| Feature | Design Value |
|---|---|
| Factory-programmed configuration | Preloaded with exact frequency plan (SI5350A-B04825-GTR), eliminating I²C programming during system boot |
| Glitchless frequency switching | FS_0/FS_1 pins change output clocks between two preconfigured frequencies without phase discontinuity or runt pulses |
| HCSL-compatible swing | When VDDOA/VDDOB/VDDOC = 2.5 V, CLK0/CLK1/CLK2 meet HCSL jitter and amplitude specs using external 511 Ω/240 Ω termination |
| Independent output supply rails | VDDOA, VDDOB, VDDOC allow simultaneous 1.8 V, 2.5 V, and 3.3 V clock outputs-no level shifters required |
| Low-power operation | 25 mA typical core current with all 3 outputs active; 50 µA quiescent in full power-down mode (PDN high) |
Applications
| Audio/Video Timing | Embedded System Clocking |
|---|---|
Use Scenario: HDMI transmitter, audio codec, and video processor require synchronized 74.25 MHz, 24.576 MHz, and 48 MHz clocks in a set-top box. IC Role / Device Role / Timing Role: Single-device clock source replacing three discrete XOs; delivers exact frequencies with 0 ppm error and < 70 ps jitter. Use Value: Reduces BOM count, PCB area, and EMI vs. multiple oscillators; spread spectrum on 74.25 MHz lowers radiated emissions. | Use Scenario: Industrial gateway with CPU (33.333 MHz), Ethernet PHY (25 MHz), and USB controller (48 MHz) needing stable, low-jitter clocks. IC Role / Device Role / Timing Role: Centralized timing hub providing isolated, level-translated clocks from one 25 MHz crystal. Use Value: Eliminates crystal layout sensitivity; independent VDDO rails prevent cross-domain noise coupling. |
| Residential Networking | Printers & Scanners |
Use Scenario: Wi-Fi router with SoC (200 MHz), DDR interface (100 MHz), and RF front-end (27 MHz) requiring precise, low-jitter clocks. IC Role / Device Role / Timing Role: Factory-configured triple-output generator delivering non-integer-related frequencies from single crystal. Use Value: Enables cost-effective XO replacement while meeting PCIe Gen 1 jitter requirements on critical links. | Use Scenario: Multifunction printer using 27 MHz for scanner engine, 48 MHz for USB 2.0, and 22.5792 MHz for audio playback. IC Role / Device Role / Timing Role: Pin-controlled clock source supporting dynamic frequency switching (e.g., FS_0 toggles between scan and print modes). Use Value: Glitchless transition avoids data corruption during mode changes; 10-MSOP footprint saves space in compact mechanical design. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SI5350A-B04826-GT | Same 3-output MSOP package, but factory-programmed for 27 MHz crystal reference instead of 25 MHz | Requires 27 MHz crystal; incompatible with 25 MHz XTAL layout or BOM | Select only if crystal reference is 27 MHz and board layout matches SI5350A-B04826-GT's XTAL load capacitance settings |
| SI5351A-B-GT | I²C-programmable (not factory-configured); 3-output MSOP; supports only XTAL reference (no voltage/CLKIN) | Requires firmware initialization; lacks pin-control features (FS, SSEN, PDN) and factory-trimmed jitter optimization | Choose for prototyping or field-upgradable timing; avoid in production where boot-time clock availability and deterministic jitter are critical |
Compared with SI5350A-B04825-GTR, SI5350A-B04826-GT offers identical functionality but mandates a 27 MHz crystal, while SI5351A-B-GT trades factory precision and pin control for I²C flexibility-making it less suitable for cost-sensitive, high-volume applications requiring zero-boot-delay clocks.
Availability
SI5350A-B04825-GTR is available at Aetrix Electronics and suitable for audio/video equipment, residential gateways, and printers/scanners requiring stable component supply, guaranteed factory programming, and long-term lifecycle support.
Supply support for SI5350A-B04825-GTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The Si5350A product line delivers factory-programmed, low-jitter clock generators targeting cost-sensitive applications that replace multiple crystals and oscillators with a single configurable timing IC.
FAQ
What crystal frequency does the SI5350A-B04825-GTR require?
The SI5350A-B04825-GTR is factory-programmed for a 25 MHz fundamental-mode AT-cut crystal connected to XA/XB pins. It does not support 27 MHz crystals or external clock inputs-using any other reference invalidates timing specifications and may cause functional failure. The internal load capacitance is configured during programming and must match the crystal's specified CL (6–12 pF).
Can the SI5350A-B04825-GTR generate frequencies above 112.5 MHz?
Yes, the SI5350A-B04825-GTR can generate frequencies up to 200 MHz, but only two unique frequencies above 112.5 MHz may be active simultaneously. For example, 125 MHz on CLK0 and 130 MHz on CLK1 is valid; adding 150 MHz on CLK2 violates the specification. Multiple outputs may replicate the same high-frequency signal (e.g., 125 MHz on CLK0–CLK2) without restriction.
How does spread spectrum work on the SI5350A-B04825-GTR?
Spread spectrum on the SI5350A-B04825-GTR modulates the output frequency of PLLA-synchronized clocks at 30–33 kHz to reduce EMI. It supports center-spread (±0.1% to ±1.5%) or down-spread (–0.1% to –2.5%), selectable per output. The SSEN pin globally enables/disables spread spectrum; it has no effect on PLLB-synchronized outputs, which lack this feature entirely.
What are the voltage requirements for HCSL-compatible operation of the SI5350A-B04825-GTR?
To achieve HCSL-compatible swing, the SI5350A-B04825-GTR requires VDDOA, VDDOB, or VDDOC to be set to exactly 2.5 V (within ±10%), and the corresponding CLK output must be terminated with a 511 Ω pull-down and 240 Ω series resistor per Skyworks Figure 3. This configuration is supported only in the 10-MSOP and 20-QFN packages-not the 16-QFN variant.
Does the SI5350A-B04825-GTR support I²C configuration?
No, the SI5350A-B04825-GTR is factory-programmed and lacks I²C interface functionality. Its configuration-including output frequencies, spread spectrum settings, and control pin mappings-is permanently stored during manufacturing. For I²C reprogrammability, consider the SI5351A-B-GT, which shares the same 3-output MSOP form factor but requires runtime initialization and does not offer pin-control features like FS_0/FS_1.
SI5350A-B04825-GTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 10-MSOP
SI5350A-B04825-GTR FAQ
1.How can I place an order for SI5350A-B04825-GTR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5350A-B04825-GTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5350A-B04825-GTR reliable?
The price and inventory of SI5350A-B04825-GTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5350A-B04825-GTR is usually 5 days.
3.What payment methods are accepted for SI5350A-B04825-GTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5350A-B04825-GTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5350A-B04825-GTR?
SI5350A-B04825-GTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5350A-B04825-GTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5350A-B04825-GTR?
For technical support, including SI5350A-B04825-GTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5350A-B04825-GTR requirements.
6.How does Aetrix verify that SI5350A-B04825-GTR is sourced from the original manufacturer or authorized distributors?
All SI5350A-B04825-GTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5350A-B04825-GTR meets industry standards.
7.What is the process for return or replacement of SI5350A-B04825-GTR?
All SI5350A-B04825-GTR units undergo pre-shipment inspection (PSI). If there is an issue with SI5350A-B04825-GTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5350A-B04825-GTR part is unused and in its original packaging.
Return procedure for SI5350A-B04825-GTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5350A-B04825-GTR Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

