Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5350A-B04877-GMR

Name: SI5350A-B04877-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5350A-B04877-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5350A-B04877-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: 20-VFQFN Exposed Pad

Datasheet:: SI5350A-B04877-GMR.pdf

Description:: IC ANY FREQ ANY OUT XTAL 20QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,180

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5350A-B04877-GMR from Skyworks Solutions is a factory-programmed, pin-controlled CMOS clock generator delivering up to 3 independent output frequencies (2.5 kHz–200 MHz) with 0 ppm synthesis error, low period jitter (<70 ps pk-pk), and configurable spread spectrum on each output. It replaces multiple crystals/XOs in audio/video systems, residential gateways, and embedded networking equipment using a single 25 or 27 MHz crystal reference.

For engineers reviewing the SI5350A-B04877-GMR datasheet, SI5350A-B04877-GMR pinout, SI5350A-B04877-GMR application, or SI5350A-B04877-GMR equivalent, key selection criteria include its 10-pin MSOP package, dual-frequency capability per output (F1/F2), independent VDD/VDDO supply rails (1.8/2.5/3.3 V), glitchless frequency switching, and HCSL-compatible swing support at 2.5 V VDDO.

Technical Context

The SI5350A-B04877-GMR implements a dual-PLL + eight fractional MultiSynth architecture-though only three outputs are enabled in this variant-enabling non-integer-related frequency synthesis from a single crystal input. Its PLLA-derived outputs support spread spectrum modulation (±0.1% to ±1.5%, 31.5 kHz rate), while PLLB-synchronized clocks do not.

Frequency selection is controlled via FS_0/FS_1 pins enabling glitchless switching between two preconfigured frequencies per output (e.g., CLK0: 74.25 MHz / 74.25/1.001 MHz). Output state (high/low/high-Z) and power-down behavior are user-configurable per output, and rise/fall times are controlled to 1–1.5 ns (20–80%, CL = 5 pF).

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	3 independent CMOS clock outputs (CLK0–CLK2)
Frequency range	2.5 kHz to 200 MHz per output; only two unique frequencies >112.5 MHz allowed simultaneously
Period jitter	<70 ps pk-pk (typical, all outputs active, 10-MSOP package)
Core supply	1.71–1.89 V, 2.25–2.75 V, or 3.0–3.6 V; supports mixed-voltage operation with VDDO
Reference input	25 MHz or 27 MHz fundamental-mode AT-cut crystal (XA/XB); no external load caps required for 6–10 pF CL
Spread spectrum	Selectable per output: down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%), 30–33 kHz modulation rate
Power consumption	25 mA typical core current (3 outputs enabled); 50 µA in power-down mode (PDN = high)

Pinout & Package

SI5350A-B04877-GMR is packaged in a 10-pin MSOP (3.0 × 4.9 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per Skyworks Si5350A-B Rev. 1.2 datasheet Section 7.3 and Figure 4 (10-MSOP block diagram).

Pin/Terminal	Circuit Role	Design Meaning
VDD	Core supply rail	Supplies internal logic and PLLs; must be powered before or concurrently with VDDO
VDDOA, VDDOB, VDDOC	Output buffer supplies	Independent 1.8/2.5/3.3 V rails per output group; enable level translation and HCSL compatibility at 2.5 V
CLK0, CLK1, CLK2	CMOS clock outputs	Configurable frequency, phase, drive strength, and disable state (high/low/high-Z)
XA, XB	Crystal oscillator inputs	Differential crystal interface; supports 25 or 27 MHz AT-cut crystals with internal 0/6/8/10 pF load capacitance
P0, P1, P2, P3, P4	Programmable control inputs	Factory-configured as FS_0, FS_1, OEB_0/1/2, PDN, SSEN - no I²C interface

Key Features

Feature	Design Value
Factory-programmed configuration	Predefined frequency plan (e.g., 74.25 MHz, 24.576 MHz, 48 MHz) eliminates need for external programming or I²C host
Dual-frequency per output	Glitchless switching between F1_x and F2_x on CLK0–CLK2 using FS_0/FS_1 pins - enables dynamic clock rate adaptation
HCSL-compatible swing	Configurable at 2.5 V VDDO with external 511 Ω/240 Ω termination network - supports PCIe Gen1 and SerDes interfaces
Independent VDD/VDDO rails	Core logic (VDD) and output buffers (VDDOx) operate at different voltages - simplifies mixed-signal board design and noise isolation
Low-power shutdown	50 µA quiescent current in PDN mode - suitable for battery-backed or energy-sensitive applications

Applications

Audio/Video Timing	Residential Gateway
Use Scenario: HDMI video processor requires precise 74.25 MHz pixel clock, 24.576 MHz audio master clock, and 48 MHz USB controller clock. IC Role / Device Role / Timing Role: Single-chip clock source replacing three discrete XOs; delivers exact frequencies with 0 ppm error and sub-70 ps jitter. Use Value: Reduces BOM count, PCB area, and EMI by eliminating multiple crystal oscillators and their associated layout constraints.	Use Scenario: Dual-band Wi-Fi router integrates CPU (33.333 MHz), Ethernet PHY (25 MHz), and USB 2.0 (48 MHz) with tight timing margins. IC Role / Device Role / Timing Role: Factory-configured triple-output generator synchronized to single 25 MHz crystal; supports spread spectrum on Ethernet clock to meet FCC Class B limits. Use Value: Enables EMI reduction without firmware changes; eliminates crystal matching tolerances and aging drift across multiple timing sources.
Embedded Networking	Printers & Scanners
Use Scenario: Industrial Ethernet switch uses 125 MHz SerDes clock, 27 MHz management MCU clock, and 28.322 MHz PHY reference. IC Role / Device Role / Timing Role: Provides three non-integer-related frequencies from one crystal; supports HCSL swing on 125 MHz output via 2.5 V VDDOA. Use Value: Eliminates need for separate HCSL oscillator; maintains <70 ps jitter critical for 1 Gbps link integrity.	Use Scenario: Multifunction printer requires 22.5792 MHz video encoder clock, 27 MHz scanner ADC clock, and 48 MHz USB interface clock. IC Role / Device Role / Timing Role: Replaces three crystals with one programmable generator; leverages dual-frequency capability for scan resolution modes. Use Value: Enables cost-effective timing solution with zero frequency error - avoids timing skew between imaging subsystems.

Audio/Video Timing

Residential Gateway

Use Scenario: HDMI video processor requires precise 74.25 MHz pixel clock, 24.576 MHz audio master clock, and 48 MHz USB controller clock.

IC Role / Device Role / Timing Role: Single-chip clock source replacing three discrete XOs; delivers exact frequencies with 0 ppm error and sub-70 ps jitter.

Use Value: Reduces BOM count, PCB area, and EMI by eliminating multiple crystal oscillators and their associated layout constraints.

Use Scenario: Dual-band Wi-Fi router integrates CPU (33.333 MHz), Ethernet PHY (25 MHz), and USB 2.0 (48 MHz) with tight timing margins.

IC Role / Device Role / Timing Role: Factory-configured triple-output generator synchronized to single 25 MHz crystal; supports spread spectrum on Ethernet clock to meet FCC Class B limits.

Use Value: Enables EMI reduction without firmware changes; eliminates crystal matching tolerances and aging drift across multiple timing sources.

Embedded Networking

Printers & Scanners

Use Scenario: Industrial Ethernet switch uses 125 MHz SerDes clock, 27 MHz management MCU clock, and 28.322 MHz PHY reference.

IC Role / Device Role / Timing Role: Provides three non-integer-related frequencies from one crystal; supports HCSL swing on 125 MHz output via 2.5 V VDDOA.

Use Value: Eliminates need for separate HCSL oscillator; maintains <70 ps jitter critical for 1 Gbps link integrity.

Use Scenario: Multifunction printer requires 22.5792 MHz video encoder clock, 27 MHz scanner ADC clock, and 48 MHz USB interface clock.

IC Role / Device Role / Timing Role: Replaces three crystals with one programmable generator; leverages dual-frequency capability for scan resolution modes.

Use Value: Enables cost-effective timing solution with zero frequency error - avoids timing skew between imaging subsystems.

Equivalent & Alternatives

The following parts are listed as comparable options for similar clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5350A-B-GT	Blank (unprogrammed) 10-MSOP variant requiring ClockBuilder Pro configuration and I²C initialization	Requires external microcontroller and firmware support; not drop-in replaceable	Choose only if custom runtime reconfiguration or multi-design reuse is needed
Si5351A-B-GM1	I²C-programmable 4-output QFN variant with XTAL-only reference; higher jitter (95 ps pk-pk typ)	Supports dynamic frequency change via I²C but lacks pin-control features (FS/PDN/SSEN)	Prefer when system already includes I²C infrastructure and needs 4 outputs

Compared with SI5350A-B-GT and Si5351A-B-GM1, the SI5350A-B04877-GMR offers immediate plug-and-play operation without host processor involvement, lower jitter, and deterministic pin-controlled frequency switching - making it optimal for cost-sensitive, high-volume embedded designs where firmware overhead must be minimized.

Availability

SI5350A-B04877-GMR is available at Aetrix Electronics and suitable for audio/video timing, residential gateway synchronization, and embedded networking applications requiring stable component supply, long-term lifecycle support, and guaranteed factory-programmed configurations.

Supply support for SI5350A-B04877-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs.

The Si5350A family is designed for cost-sensitive, high-volume applications requiring flexible, low-jitter clock generation - specifically targeting replacement of multiple crystals and XOs in consumer, networking, and industrial electronics.

FAQ

What reference crystal frequency does the SI5350A-B04877-GMR require?

The SI5350A-B04877-GMR requires a single 25 MHz or 27 MHz fundamental-mode AT-cut crystal connected across XA and XB pins. Internal load capacitance options (0/6/8/10 pF) eliminate need for external capacitors in most cases. The SI5350A-B04877-GMR is factory-programmed to operate with one of these two frequencies - no user configuration is needed.

Does the SI5350A-B04877-GMR support HCSL output levels?

Yes, the SI5350A-B04877-GMR supports HCSL-compatible swing on any output when its corresponding VDDO rail (e.g., VDDOA for CLK0) is set to 2.5 V and external 511 Ω/240 Ω termination is applied. This capability is confirmed for the 10-MSOP package per datasheet Section 4.3 and applies to SI5350A-B04877-GMR's CLK0–CLK2 outputs.

Can the SI5350A-B04877-GMR generate more than three output frequencies?

No - the SI5350A-B04877-GMR is the 3-output variant in a 10-pin MSOP package. While the underlying Si5350A platform supports up to 8 outputs (in 20-QFN), this specific part number is factory-configured for exactly three outputs (CLK0, CLK1, CLK2) and cannot be reprogrammed to add more.

Is spread spectrum available on all outputs of the SI5350A-B04877-GMR?

Yes, spread spectrum is selectable per output on the SI5350A-B04877-GMR, but only for clocks derived from PLLA. PLLB-synchronized outputs do not support spread spectrum. The SI5350A-B04877-GMR's factory configuration determines which outputs use PLLA - typically all three unless otherwise specified in its custom part definition.

What is the power-down current of the SI5350A-B04877-GMR?

The SI5350A-B04877-GMR draws ≤50 µA in power-down mode when the PDN pin is driven high. This specification is guaranteed across –40°C to +85°C and applies regardless of output count or frequency configuration. The SI5350A-B04877-GMR resumes full operation within 10 ms of PDN deassertion.

SI5350A-B04877-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: -

Package/Case:: 20-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 20-QFN (4x4)

SI5350A-B04877-GMR FAQ

1.How can I place an order for SI5350A-B04877-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5350A-B04877-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5350A-B04877-GMR reliable?

The price and inventory of SI5350A-B04877-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5350A-B04877-GMR is usually 5 days.

3.What payment methods are accepted for SI5350A-B04877-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5350A-B04877-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5350A-B04877-GMR?

SI5350A-B04877-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5350A-B04877-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5350A-B04877-GMR?

For technical support, including SI5350A-B04877-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5350A-B04877-GMR requirements.

6.How does Aetrix verify that SI5350A-B04877-GMR is sourced from the original manufacturer or authorized distributors?

All SI5350A-B04877-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5350A-B04877-GMR meets industry standards.

7.What is the process for return or replacement of SI5350A-B04877-GMR?

All SI5350A-B04877-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5350A-B04877-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5350A-B04877-GMR part is unused and in its original packaging.

Return procedure for SI5350A-B04877-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…