Skyworks Solutions Inc. SI5350A-B04997-GTR
- Part No.:
- SI5350A-B04997-GTR
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
SI5350A-B04997-GTR.pdf
- Description:
- IC ANY FREQ ANY OUT XTAL 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,084
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5350A-B04997-GTR from Skyworks Solutions is a factory-programmed, pin-controlled CMOS clock generator delivering three independent output clocks (CLK0–CLK2) with exact frequency synthesis from 2.5 kHz to 200 MHz, 0 ppm error, <70 ps pk-pk period jitter, and spread spectrum support on all outputs. It replaces multiple crystals/XOs in audio/video processors, HDMI interfaces, and USB controllers using a single 25 or 27 MHz crystal reference.
For engineers reviewing the SI5350A-B04997-GTR datasheet, SI5350A-B04997-GTR pinout, SI5350A-B04997-GTR application, or SI5350A-B04997-GTR equivalent, key selection criteria include its 10-MSOP package, dual-frequency capability per output (F1_x/F2_x), glitchless frequency switching via FS_0/FS_1 pins, configurable output drive strength, and HCSL-compatible swing at 2.5 V VDDO.
Technical Context
The SI5350A-B04997-GTR implements a dual-PLL + eight fractional MultiSynth™ architecture-two PLLs (PLLA/PLLB) feeding up to eight independently programmable dividers-but this specific variant is configured for three outputs (CLK0–CLK2) in the 10-MSOP package. All outputs derive from PLLA, enabling spread spectrum modulation (±0.1% to ±1.5% center-spread or –0.1% to –2.5% down-spread at 30–33 kHz).
It uses a fixed 25 MHz or 27 MHz crystal (XA/XB), supports static phase offset, rise/fall time control, and separate core (VDD = 1.8/2.5/3.3 V) and output (VDDO = 1.8/2.5/3.3 V) supplies. Frequency select (FS_0/FS_1), output enable (OEB_0/1/2), power-down (PDN), and spread-spectrum enable (SSEN) pins are user-configurable per design.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | 3 independent CMOS clock outputs (CLK0, CLK1, CLK2) |
| Frequency range | 2.5 kHz to 200 MHz per output; only two unique frequencies >112.5 MHz simultaneously allowed |
| Period jitter | <70 ps pk-pk (typical, all outputs active, worst-case real-world config) |
| Core supply | 1.8 V, 2.5 V, or 3.3 V (±5–10%); 25 mA typical current with 3 outputs enabled |
| Output supply | Independent VDDO per output bank (1.8/2.5/3.3 V); enables level translation and HCSL compatibility at 2.5 V |
| Crystal reference | 25 MHz or 27 MHz fundamental-mode AT-cut crystal; internal load capacitance selectable (0/6/8/10 pF) |
| Spread spectrum | Selectable per output: center-spread (±0.1% to ±1.5%) or down-spread (–0.1% to –2.5%) at 30–33 kHz modulation rate |
Pinout & Package
SI5350A-B04997-GTR is packaged in a 10-pin MSOP (3.0 × 4.9 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions align with the Si5350A-B 10-MSOP configuration per Skyworks datasheet Rev. 1.2, Section 7.3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Core supply input | Accepts 1.8 V / 2.5 V / 3.3 V; powers PLLs, logic, and MultiSynths |
| GND | Ground reference | Common return for core and output circuitry; connects to thermal pad |
| CLK0 | Output clock 0 | CMOS output; supports F1_0/F2_0 dual-frequency selection via FS_0 |
| CLK1 | Output clock 1 | CMOS output; supports F1_1/F2_1 dual-frequency selection via FS_1 |
| CLK2 | Output clock 2 | CMOS output; supports F1_2/F2_2 dual-frequency selection via FS_0/FS_1 |
| XA / XB | Cry stal oscillator inputs | Differential crystal connection; accepts 25 MHz or 27 MHz fundamental AT-cut crystal |
| OEB_0 / OEB_1 / OEB_2 | Output enable controls | Active-low enables/disables CLK0/CLK1/CLK2 individually; configurable high/low/Hi-Z disable state |
| PDN | Power-down control | Active-high places device in ultra-low-power mode (≤50 µA core current) |
| SSEN | Spread spectrum enable | Active-high enables spread spectrum on all PLLA-sourced outputs (CLK0–CLK2) |
Key Features
| Feature | Design Value |
|---|---|
| Factory-programmed configuration | Predefined frequency plan (B04997) eliminates I²C programming; ready-to-use on power-up |
| Dual-frequency outputs | Each of CLK0–CLK2 supports two glitchless frequencies (F1_x/F2_x) selected by FS_0/FS_1 pins |
| HCSL-compatible swing | Configurable at 2.5 V VDDO with external 511 Ω/240 Ω termination for differential signaling |
| Low-jitter synthesis | <70 ps pk-pk period jitter ensures timing margin in HDMI, USB, and Ethernet PHY clocking |
| Independent voltage domains | VDD (core) and VDDO (output) operate at different voltages-enabling mixed-voltage system interfacing |
| EMI reduction | Per-output spread spectrum with user-selectable deviation (±0.1–1.5%) and 30–33 kHz modulation |
Applications
| HDMI Audio/Video Timing | USB 2.0 Host Controller Clocking |
|---|---|
Use Scenario: Synchronizing video processor (74.25 MHz), audio codec (24.576 MHz), and HDMI PHY (22.5792 MHz) in set-top boxes or Blu-ray players. IC Role / Device Role / Timing Role: Replaces three discrete XOs with one low-jitter, multi-frequency clock source. Use Value: Reduces BOM cost and board space while maintaining <70 ps jitter for pixel-clock integrity and audio sample accuracy. | Use Scenario: Providing 48 MHz clock to USB 2.0 host controller and 27 MHz clock to associated USB PHY in residential gateways or printers. IC Role / Device Role / Timing Role: Single-device clock source for USB subsystem with independent frequency domains. Use Value: Eliminates inter-clock skew between host and PHY, improving signal integrity and reducing EMI through optional spread spectrum. |
| Ethernet PHY Reference | Multi-Standard Digital Interface |
Use Scenario: Generating 25 MHz, 28.322 MHz, and 125 MHz clocks for Ethernet PHY, management interface, and packet buffer in networking switches. IC Role / Device Role / Timing Role: Factory-configured triple-output clock generator with guaranteed 0 ppm frequency accuracy. Use Value: Enables deterministic latency and jitter performance across PHY layers without crystal calibration overhead. | Use Scenario: Driving CPU (33.333 MHz), video processor (74.25 MHz), and storage controller (125 MHz) in embedded media servers. IC Role / Device Role / Timing Role: Centralized clock hub supporting non-integer-related frequencies from one crystal. Use Value: Simplifies clock tree design, avoids PLL cascading, and maintains phase coherence across heterogeneous subsystems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5350A-B-GT | Blank (unprogrammed) 10-MSOP variant requiring ClockBuilder Pro configuration and I²C initialization | Requires firmware integration and runtime programming; not drop-in replaceable | Select when custom frequency plans or field-upgradable clocking is required |
| Si5351A-B-GT | I²C-programmable 3-output variant with identical 10-MSOP footprint but different PLL architecture and no factory-programmed option | Lacks factory-programmed part number support; requires external EEPROM or MCU control | Select when dynamic reconfiguration or multi-design reuse of same hardware is needed |
Compared with SI5350A-B04997-GTR, Si5350A-B-GT demands post-silicon programming and startup delay, while Si5351A-B-GT introduces I²C dependency and lacks guaranteed 0 ppm factory-trimmed synthesis-making SI5350A-B04997-GTR optimal for cost-sensitive, turnkey clock replacement in volume production.
Availability
SI5350A-B04997-GTR is available at Aetrix Electronics and suitable for HDMI timing, USB 2.0 host clocking, and Ethernet PHY reference applications requiring stable component supply, factory-trimmed frequency accuracy, and zero-configuration deployment.
Supply support for SI5350A-B04997-GTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog ICs.
The Si5350A-B product line delivers factory-programmable, low-jitter clock generators for cost-sensitive consumer, computing, and communications systems where crystal replacement and EMI reduction are critical design goals.
FAQ
What is the factory-programmed frequency configuration of the SI5350A-B04997-GTR?
The SI5350A-B04997-GTR is preconfigured with a specific multi-output frequency plan identified by the "B04997" suffix. Per Skyworks documentation, this corresponds to a validated 3-output configuration optimized for audio/video timing-typically including 74.25 MHz, 24.576 MHz, and 48 MHz outputs-but exact values are defined in the ClockBuilder Pro project tied to this part number and must be verified in the official configuration report shipped with the device.
Does the SI5350A-B04997-GTR support HCSL-compatible outputs?
Yes, the SI5350A-B04997-GTR supports HCSL-compatible swing on its outputs when VDDO is set to 2.5 V and appropriate external termination (511 Ω pull-down, 240 Ω AC-coupled) is applied per output pair. This capability is confirmed for the 10-MSOP package in Skyworks Application Note AN551 and Figure 3 of the Si5350A-B datasheet Rev. 1.2.
Can the SI5350A-B04997-GTR generate frequencies above 112.5 MHz?
Yes, the SI5350A-B04997-GTR can generate frequencies up to 200 MHz, but only two unique frequencies above 112.5 MHz may be active simultaneously. For example, it may output 125 MHz on CLK0 and 130 MHz on CLK1, but adding a third distinct frequency >112.5 MHz (e.g., 150 MHz on CLK2) violates specification and is not supported.
What crystal frequency does the SI5350A-B04997-GTR require?
The SI5350A-B04997-GTR operates exclusively with a 25 MHz or 27 MHz fundamental-mode AT-cut crystal connected across XA and XB pins. The device's internal oscillator is designed for these two frequencies only; other crystal values are not supported, and no external clock input mode is enabled in this factory-programmed variant.
Is spread spectrum available on all outputs of the SI5350A-B04997-GTR?
Yes, spread spectrum is available on all three outputs (CLK0–CLK2) of the SI5350A-B04997-GTR because they are all sourced from PLLA. Spread spectrum is not supported on PLLB-sourced outputs-but PLLB is unused in this 3-output 10-MSOP configuration, so full spread spectrum capability applies across all enabled clocks.
SI5350A-B04997-GTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 10-MSOP
SI5350A-B04997-GTR FAQ
1.How can I place an order for SI5350A-B04997-GTR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5350A-B04997-GTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5350A-B04997-GTR reliable?
The price and inventory of SI5350A-B04997-GTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5350A-B04997-GTR is usually 5 days.
3.What payment methods are accepted for SI5350A-B04997-GTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5350A-B04997-GTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5350A-B04997-GTR?
SI5350A-B04997-GTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5350A-B04997-GTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5350A-B04997-GTR?
For technical support, including SI5350A-B04997-GTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5350A-B04997-GTR requirements.
6.How does Aetrix verify that SI5350A-B04997-GTR is sourced from the original manufacturer or authorized distributors?
All SI5350A-B04997-GTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5350A-B04997-GTR meets industry standards.
7.What is the process for return or replacement of SI5350A-B04997-GTR?
All SI5350A-B04997-GTR units undergo pre-shipment inspection (PSI). If there is an issue with SI5350A-B04997-GTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5350A-B04997-GTR part is unused and in its original packaging.
Return procedure for SI5350A-B04997-GTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5350A-B04997-GTR Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

