Skyworks Solutions Inc. SI5350A-B05042-GTR
- Part No.:
- SI5350A-B05042-GTR
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
SI5350A-B05042-GTR.pdf
- Description:
- IC ANY FREQ ANY OUT XTAL 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,131
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5350A-B05042-GTR from Skyworks Solutions is a factory-programmed, pin-controlled CMOS clock generator delivering three independent output clocks (CLK0–CLK2) with exact frequency synthesis from 2.5 kHz to 200 MHz, 0 ppm error, <70 ps pk-pk period jitter, and spread spectrum support - deployed in audio/video processors and HDMI timing systems.
For engineers reviewing the SI5350A-B05042-GTR datasheet, SI5350A-B05042-GTR pinout, SI5350A-B05042-GTR application, or SI5350A-B05042-GTR equivalent, key selection factors include its 10-MSOP package, 3-output configuration, 25/27 MHz crystal reference, independent VDD/VDDO voltage scaling (1.8/2.5/3.3 V), and glitchless dual-frequency switching via FS_0/FS_1 pins.
Technical Context
The SI5350A-B05042-GTR implements a dual-PLL + per-output fractional MultiSynth architecture enabling simultaneous non-integer-related frequencies on all three outputs. Each output uses a dedicated high-resolution divider with optional F1_x/F2_x dual-frequency programming controlled by FS_0/FS_1 pins.
It accepts only a fixed 25 MHz or 27 MHz fundamental-mode AT-cut crystal on XA/XB inputs, supports HCSL-compatible swing at 2.5 V VDDO (with external termination), and provides configurable output states (high/low/high-Z) and power-down per unused output - all without I²C interface.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | 3 independent CMOS clock outputs (CLK0–CLK2) |
| Frequency range | 2.5 kHz to 200 MHz per output; max two unique frequencies >112.5 MHz simultaneously |
| Period jitter | <70 ps pk-pk (typical, all outputs active, worst-case real-world config) |
| Core supply | 1.71–1.89 V / 2.25–2.75 V / 3.0–3.6 V; independent from output supplies |
| Output supply (VDDO) | 1.71–1.89 V / 2.25–2.75 V / 3.0–3.6 V per bank; enables level translation |
| Reference input | 25 MHz or 27 MHz fundamental-mode crystal only (no CLKIN support) |
| Control interface | Pin-strapped only: FS_0/FS_1 (dual-frequency select), OEB_0/1/2 (output enable), PDN (power down), SSEN (spread spectrum enable) |
Pinout & Package
SI5350A-B05042-GTR is packaged in a 10-pin MSOP (3.0 × 4.9 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per Skyworks Rev. 1.2 datasheet Section 7.3 and Figure 4 (10-MSOP block diagram).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Core supply input | Supplies PLLs, logic, and MultiSynths; must be powered before or concurrently with VDDO |
| VDDOA, VDDOB, VDDOC | Output buffer supplies | Independent 1.8/2.5/3.3 V rails for CLK0, CLK1, CLK2 - enables mixed-voltage system interfacing |
| GND | Ground reference | Common return for core and output stages; requires low-inductance connection to thermal pad |
| XA, XB | Cry stal oscillator inputs | Differential crystal node; supports 25 MHz or 27 MHz AT-cut crystals with internal 0/6/8/10 pF load capacitance |
| CLK0, CLK1, CLK2 | CMOS clock outputs | Configurable frequency, duty cycle (45–55%), rise/fall time (1 ns typ), and output state (high/low/high-Z) |
| P0, P1, P2, P3, P4 | Programmable control pins | Factory-configured as OEB_0/1/2 (output enables), FS_0/FS_1 (dual-frequency select), PDN, SSEN - no I²C required |
Key Features
| Feature | Design Value |
|---|---|
| Factory-programmed any-frequency synthesis | Eliminates need for custom firmware or I²C host controller; delivers exact frequencies up to 200 MHz with zero ppm error |
| Glitchless dual-frequency switching | FS_0/FS_1 pins change CLK0–CLK2 between pre-programmed F1_x/F2_x frequencies without clock interruption or metastability |
| HCSL-compatible output mode | With 2.5 V VDDO and external 511 Ω/240 Ω termination, CLK0/CLK1 can generate differential HCSL-compliant pairs (requires one inverted output) |
| Independent output supply rails | VDDOA/VDDOB/VDDOC allow each clock to drive different voltage-domain ICs (e.g., 1.8 V FPGA + 3.3 V PHY) without level shifters |
| Spread spectrum per-output enable | SSEN pin disables spread spectrum globally; individual outputs can be configured for down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) to meet EMI limits |
Applications
| Audio/Video Timing | HDMI Source Interface |
|---|---|
Use Scenario: Generating synchronized clocks for video processor (74.25 MHz), audio codec (24.576 MHz), and USB controller (48 MHz) in set-top boxes or Blu-ray players. IC Role / Device Role / Timing Role: Replaces three discrete crystals or XOs with a single programmable source, reducing BOM count and board space. Use Value: Eliminates frequency tolerance stacking and enables precise phase alignment across domains using static phase offset configuration. | Use Scenario: Providing pixel clock (74.25 MHz), TMDS character clock (27 MHz), and auxiliary timing (22.5792 MHz) for HDMI transmitter ICs in residential gateways. IC Role / Device Role / Timing Role: Delivers jitter-clean, spread-spectrum-enabled clocks meeting HDMI 1.4a EMI requirements while supporting dynamic resolution switching. Use Value: Reduces radiated emissions by >5 dBµV/m through selectable down-spread modulation without sacrificing signal integrity. |
| Embedded Network Processor | USB-C Docking Station |
Use Scenario: Supplying CPU core clock (33.333 MHz), Ethernet PHY reference (25 MHz), and PCIe Gen1 sync (100 MHz) in compact networking SoCs. IC Role / Device Role / Timing Role: Acts as primary system clock generator with pin-selectable frequencies to support multiple operating modes (e.g., low-power vs. full-speed). Use Value: Enables seamless transition between performance states using FS_0/FS_1 - no software reconfiguration or I²C traffic required. | Use Scenario: Driving display port (162/270/540 MHz derived via external dividers), USB 3.0 (100 MHz), and PD controller (48 MHz) in multi-protocol docking stations. IC Role / Device Role / Timing Role: Provides stable, low-jitter base clocks that feed external fanout buffers or programmable dividers for protocol-specific rates. Use Value: Supports simultaneous high-frequency outputs (e.g., 125 MHz + 48 MHz) while maintaining <95 ps pk-pk jitter per Table 7. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5350A-B05041-GT | Same 3-output 10-MSOP package and 25 MHz crystal reference, but programmed for different frequency set (e.g., 27/48/100 MHz vs. 74.25/24.576/48 MHz) | Targeted at industrial control MCU timing rather than A/V consumer systems | Select when requiring identical form-factor and pinout but alternate frequency plan |
| Si5351A-B-GT | I²C-programmable (not factory-programmed), 3-output 10-MSOP, same 25/27 MHz crystal reference, but higher typical jitter (110 ps pk-pk) | Suitable for prototyping or low-volume designs needing runtime reconfiguration | Choose when flexibility to update frequencies in-system outweighs jitter and EMI performance requirements |
Compared with SI5350A-B05042-GTR, Si5350A-B05041-GT offers identical hardware compatibility but different preloaded frequencies, while Si5351A-B-GT trades factory precision and lower jitter for field-programmability - making SI5350A-B05042-GTR optimal for cost-sensitive, high-volume A/V timing where EMI compliance and deterministic performance are critical.
Availability
SI5350A-B05042-GTR is available at Aetrix Electronics and suitable for audio/video timing, HDMI interface design, and embedded network processor clocking requiring stable component supply, long-term lifecycle assurance, and factory-traceable frequency calibration.
Supply support for SI5350A-B05042-GTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs.
The Si5350A family is designed for cost-sensitive, high-volume applications requiring replacement of multiple crystals and oscillators - emphasizing pin-strapped simplicity, ultra-low jitter, and EMI-reducing spread spectrum without microcontroller dependency.
FAQ
What reference crystal frequency does the SI5350A-B05042-GTR require?
The SI5350A-B05042-GTR requires a 25 MHz or 27 MHz fundamental-mode AT-cut crystal connected to XA/XB pins. It does not accept external clock inputs or overtone crystals. Internal load capacitance options (0/6/8/10 pF) are factory-configured to match the selected crystal's specified CL, and SI5350A-B05042-GTR operation is validated only with these two frequencies per Skyworks Rev. 1.2 datasheet Section 6.1.1.
Does the SI5350A-B05042-GTR support I²C configuration?
No, the SI5350A-B05042-GTR is factory-programmed and pin-controlled only. It lacks I²C interface circuitry and cannot be reconfigured after shipment. All parameters - including output frequencies, spread spectrum settings, output states, and control pin assignments - are固化 during manufacturing using ClockBuilder Pro and are immutable in-circuit. This distinguishes SI5350A-B05042-GTR from the I²C-addressable Si5351A-B-GT variant.
Can the SI5350A-B05042-GTR generate frequencies above 112.5 MHz on all three outputs?
No. Per Skyworks datasheet Table 7 Note 1, SI5350A-B05042-GTR allows only two unique frequencies above 112.5 MHz simultaneously. For example, it can deliver 125 MHz on CLK0 and 130 MHz on CLK1, but CLK2 must be ≤112.5 MHz or match one of those two frequencies. This limitation arises from PLL resource allocation in the dual-PLL + MultiSynth architecture and applies identically across all Si5350A variants in 10-MSOP packaging.
How is spread spectrum enabled or disabled on the SI5350A-B05042-GTR?
Spread spectrum is controlled globally via the SSEN pin: driving SSEN low disables spread spectrum on all outputs configured with it, while pulling SSEN high enables it. The modulation type (down-spread or center-spread) and deviation (–0.1% to –2.5% or ±0.1% to ±1.5%) are factory-programmed and fixed for SI5350A-B05042-GTR. No per-output SSEN control exists - unlike I²C-programmable variants, SI5350A-B05042-GTR uses a single hardware pin for on/off toggling.
What is the thermal performance of the SI5350A-B05042-GTR in its 10-MSOP package?
In a standard 2-layer PCB per JESD51-2A, SI5350A-B05042-GTR (10-MSOP) has a junction-to-ambient thermal resistance (θJA) of 150 °C/W and junction-to-board (ΨJB) of 82 °C/W. On a 4-layer board, θJA improves to 126 °C/W. These values assume proper thermal pad soldering and are measured with all three outputs active at typical load. SI5350A-B05042-GTR maximum junction temperature remains 150 °C per Absolute Maximum Ratings (Table 13).
SI5350A-B05042-GTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 10-MSOP
SI5350A-B05042-GTR FAQ
1.How can I place an order for SI5350A-B05042-GTR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5350A-B05042-GTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5350A-B05042-GTR reliable?
The price and inventory of SI5350A-B05042-GTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5350A-B05042-GTR is usually 5 days.
3.What payment methods are accepted for SI5350A-B05042-GTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5350A-B05042-GTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5350A-B05042-GTR?
SI5350A-B05042-GTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5350A-B05042-GTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5350A-B05042-GTR?
For technical support, including SI5350A-B05042-GTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5350A-B05042-GTR requirements.
6.How does Aetrix verify that SI5350A-B05042-GTR is sourced from the original manufacturer or authorized distributors?
All SI5350A-B05042-GTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5350A-B05042-GTR meets industry standards.
7.What is the process for return or replacement of SI5350A-B05042-GTR?
All SI5350A-B05042-GTR units undergo pre-shipment inspection (PSI). If there is an issue with SI5350A-B05042-GTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5350A-B05042-GTR part is unused and in its original packaging.
Return procedure for SI5350A-B05042-GTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5350A-B05042-GTR Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

