Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5350A-B05214-GTR

Name: SI5350A-B05214-GTR
Brand: Skyworks Solutions Inc.
SKU: SI5350A-B05214-GTR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5350A-B05214-GTR

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)

Datasheet:: SI5350A-B05214-GTR.pdf

Description:: IC ANY FREQ ANY OUT XTAL 10MSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,029

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5350A-B05214-GTR from Skyworks Solutions is a factory-programmed, pin-controlled CMOS clock generator delivering up to 3 independent output frequencies (2.5 kHz–200 MHz) with 0 ppm synthesis error, <70 ps pk-pk period jitter, and spread spectrum support-designed for HDMI audio/video timing in set-top boxes and residential gateways.

For engineers reviewing the SI5350A-B05214-GTR datasheet, SI5350A-B05214-GTR pinout, SI5350A-B05214-GTR application, or SI5350A-B05214-GTR equivalent, key selection criteria include its 10-pin MSOP package, 25/27 MHz crystal reference requirement, configurable output enable/power-down pins (OEB_0/1/2, PDN), and HCSL-compatible swing capability at 2.5 V VDDO.

Technical Context

The SI5350A-B05214-GTR implements a dual-PLL + per-output fractional MultiSynth architecture enabling simultaneous non-integer-related frequencies. Its 3-output configuration uses PLLA as primary reference for all outputs, with spread spectrum modulation (±0.1%–±1.5%, 31.5 kHz) available only on PLLA-synchronized clocks.

It operates from a single 25 MHz or 27 MHz AT-cut crystal (6–12 pF load, ≤150 Ω ESR), supports independent core (VDD = 1.8/2.5/3.3 V) and output (VDDO = 1.8/2.5/3.3 V) supplies, and features glitchless frequency switching via FS_0/FS_1 control pins on CLK0–CLK2.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	3 independent CMOS clock outputs (CLK0–CLK2)
Frequency range	2.5 kHz to 200 MHz per output; max two >112.5 MHz simultaneously
Period jitter	<70 ps pk-pk (typical, all outputs active, worst-case real-world config)
Reference input	25 MHz or 27 MHz fundamental-mode crystal (no external load caps needed for 6/8/10 pF types)
Supply flexibility	Separate VDD (1.71–3.6 V) and VDDO (1.71–3.6 V) rails enable level translation and mixed-voltage system interfacing
Spread spectrum	Selectable per-output down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) at 31.5 kHz modulation rate
Power consumption	20–30 mA core current (3 outputs enabled); 50 µA in power-down mode (PDN = VDD)

Pinout & Package

SI5350A-B05214-GTR is packaged in a 10-pin MSOP (3.0 × 4.9 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per Skyworks Rev. 1.2 datasheet Section 7.3 and Figure 4 (10-MSOP block diagram).

Pin/Terminal	Circuit Role	Design Meaning
XA / XB	Crytal oscillator inputs	Differential crystal interface; accepts 25 or 27 MHz AT-cut crystals; internal load capacitance selectable (0/6/8/10 pF)
CLK0 / CLK1 / CLK2	CMOS clock outputs	Configurable frequency, duty cycle (45–55%), rise/fall time (1 ns typ), and output state (high/low/Hi-Z when disabled)
VDD	Core supply	Powers PLLs, logic, and MultiSynths; must be powered before or concurrently with VDDOx
VDDOA / VDDOB / VDDOC	Output buffer supplies	Independent 1.8/2.5/3.3 V rails per output pair; enables HCSL-compatible swing when set to 2.5 V
OEB_0 / OEB_1 / OEB_2	Output enable controls	Active-low enables/disables CLK0/CLK1/CLK2 respectively; output state configurable (Hi-Z, high, or low when disabled)
PDN	Global power-down	Active-high disables entire device; reduces core current to ≤50 µA
FS_0 / FS_1	Frequency select inputs	Pin-selectable dual-frequency mode on CLK0–CLK2 (F1_x/F2_x); enables glitchless switching between rates
GND	Ground reference	Common return for core, outputs, and crystal circuit; requires low-inductance connection to thermal pad

Key Features

Feature	Design Value
Factory-programmed configuration	Predefined frequency plan (B05214) eliminates need for I²C programming or external EEPROM; shipped ready-to-use
Glitchless frequency switching	Hardware-based FS_0/FS_1 control enables zero-cycle interruption during clock rate changes on CLK0–CLK2
HCSL-compatible output swing	Configurable 2.5 V VDDO rail + internal 50 Ω termination enables direct drive of HCSL receivers without external resistors
Low-noise PLL architecture	Dual high-frequency PLLs + per-output fractional MultiSynth deliver <70 ps pk-pk jitter without requiring external filtering
EMI reduction via spread spectrum	Per-output, pin-controllable spread spectrum (down/center) with user-selectable deviation (0.1–2.5%) and fixed 31.5 kHz rate

Applications

HDMI Audio/Video Timing	Residential Gateway Clocking
Use Scenario: Generating synchronized 74.25 MHz (HDMI pixel), 24.576 MHz (audio), and 48 MHz (USB) clocks in set-top boxes and Blu-ray players. IC Role / Device Role / Timing Role: Replaces three discrete crystals/XOs with a single programmable source, reducing BOM count and board space. Use Value: Eliminates crystal matching tolerances and enables precise phase alignment across video/audio domains.	Use Scenario: Providing 33.333 MHz (CPU), 27 MHz (Ethernet PHY), and 28.322 MHz (USB controller) in home routers and Wi-Fi gateways. IC Role / Device Role / Timing Role: Central clock hub distributing stable, low-jitter references to multiple SoC peripherals. Use Value: Enables single-crystal design with independent voltage scaling (VDDO = 1.8 V for CPU, 2.5 V for PHY) to optimize power and signal integrity.
Printers & Scanners	Handheld Instrumentation
Use Scenario: Delivering 22.5792 MHz (video encoder), 27 MHz (image sensor), and 125 MHz (FPGA fabric) in multifunction printers. IC Role / Device Role / Timing Role: Multi-rate clock source supporting variable-speed scanning and high-resolution image processing pipelines. Use Value: Frequency select pins (FS_0/FS_1) allow dynamic switching between scan modes without firmware intervention.	Use Scenario: Supplying 74.25 MHz (display interface), 48 MHz (microcontroller), and 24.576 MHz (ADC sampling) in portable oscilloscopes and spectrum analyzers. IC Role / Device Role / Timing Role: Low-power, low-jitter timing engine meeting battery-operated instrument requirements. Use Value: Power-down (PDN) and output-enable (OEB) pins reduce active current to <30 mA while maintaining fast wake-up (<10 ms).

HDMI Audio/Video Timing

Residential Gateway Clocking

Use Scenario: Generating synchronized 74.25 MHz (HDMI pixel), 24.576 MHz (audio), and 48 MHz (USB) clocks in set-top boxes and Blu-ray players.

IC Role / Device Role / Timing Role: Replaces three discrete crystals/XOs with a single programmable source, reducing BOM count and board space.

Use Value: Eliminates crystal matching tolerances and enables precise phase alignment across video/audio domains.

Use Scenario: Providing 33.333 MHz (CPU), 27 MHz (Ethernet PHY), and 28.322 MHz (USB controller) in home routers and Wi-Fi gateways.

IC Role / Device Role / Timing Role: Central clock hub distributing stable, low-jitter references to multiple SoC peripherals.

Use Value: Enables single-crystal design with independent voltage scaling (VDDO = 1.8 V for CPU, 2.5 V for PHY) to optimize power and signal integrity.

Printers & Scanners

Handheld Instrumentation

Use Scenario: Delivering 22.5792 MHz (video encoder), 27 MHz (image sensor), and 125 MHz (FPGA fabric) in multifunction printers.

IC Role / Device Role / Timing Role: Multi-rate clock source supporting variable-speed scanning and high-resolution image processing pipelines.

Use Value: Frequency select pins (FS_0/FS_1) allow dynamic switching between scan modes without firmware intervention.

Use Scenario: Supplying 74.25 MHz (display interface), 48 MHz (microcontroller), and 24.576 MHz (ADC sampling) in portable oscilloscopes and spectrum analyzers.

IC Role / Device Role / Timing Role: Low-power, low-jitter timing engine meeting battery-operated instrument requirements.

Use Value: Power-down (PDN) and output-enable (OEB) pins reduce active current to <30 mA while maintaining fast wake-up (<10 ms).

Equivalent & Alternatives

The following parts are listed as comparable options for similar clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5350A-B05215-GT	Same 3-output MSOP package and 25 MHz crystal reference, but factory-programmed for 74.25 MHz, 27 MHz, and 48 MHz outputs	Targeted at HDMI+USB+Ethernet systems rather than HDMI+audio+USB configurations	Select when exact frequency set matches B05215's preconfigured outputs and no FS pin control is required
Si5351A-B-GT	I²C-programmable (not factory-configured), 3-output MSOP variant with identical architecture but requires external EEPROM or host MCU initialization	Suitable for prototyping or multi-SKU platforms where runtime reconfiguration is needed	Choose when design flexibility outweighs production simplicity; adds BOM cost and boot-time dependency

Compared with SI5350A-B05214-GTR, Si5350A-B05215-GT offers identical form-factor and performance but different fixed frequencies, while Si5351A-B-GT trades factory simplicity for field-programmability-requiring I²C infrastructure and increasing startup latency.

Availability

SI5350A-B05214-GTR is available at Aetrix Electronics and suitable for HDMI timing, residential gateway clocking, and printer/scanner applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.

Supply support for SI5350A-B05214-GTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.

The Si5350A-B product line delivers factory-programmed, low-jitter clock generators targeting cost-sensitive consumer and networking applications where crystal replacement and EMI reduction are critical design goals.

FAQ

What reference crystal does the SI5350A-B05214-GTR require?

The SI5350A-B05214-GTR requires a 25 MHz or 27 MHz fundamental-mode AT-cut crystal with load capacitance of 6–12 pF and ESR ≤150 Ω. Internal load capacitors (0/6/8/10 pF) eliminate need for external components in most cases. SI5350A-B05214-GTR is factory-configured for 25 MHz operation per its B05214 designation.

Does the SI5350A-B05214-GTR support HCSL-compatible outputs?

Yes-the SI5350A-B05214-GTR supports HCSL-compatible swing when VDDOA is set to 2.5 V and CLK0/CLK1 are configured with 50 Ω output impedance. This capability is confirmed for the 10-MSOP package per datasheet Section 4.3 and applies directly to SI5350A-B05214-GTR.

Can the SI5350A-B05214-GTR generate frequencies above 112.5 MHz?

Yes-SI5350A-B05214-GTR can generate any frequency up to 200 MHz, but only two unique frequencies above 112.5 MHz may be active simultaneously. For example, 125 MHz on CLK0 and 130 MHz on CLK1 is permitted; adding a third distinct >112.5 MHz frequency on CLK2 violates the specification.

How is spread spectrum enabled on the SI5350A-B05214-GTR?

Spread spectrum is enabled per-output during factory programming and controlled globally via the SSEN pin. When SSEN is high, spread spectrum operates at its configured deviation (e.g., –0.5% down-spread); when low, it is disabled. SI5350A-B05214-GTR's B05214 configuration includes spread spectrum on at least one output.

What is the power-up time for the SI5350A-B05214-GTR?

The SI5350A-B05214-GTR achieves valid output clocks within 2–10 ms after VDD reaches minimum operating voltage (TRDY), per Table 5. In PLL bypass mode, power-up time reduces to 0.5–1 ms (TBYP). These values are guaranteed across –40°C to +85°C ambient temperature.

SI5350A-B05214-GTR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: -

Package/Case:: 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 10-MSOP

SI5350A-B05214-GTR FAQ

1.How can I place an order for SI5350A-B05214-GTR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5350A-B05214-GTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5350A-B05214-GTR reliable?

The price and inventory of SI5350A-B05214-GTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5350A-B05214-GTR is usually 5 days.

3.What payment methods are accepted for SI5350A-B05214-GTR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5350A-B05214-GTR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5350A-B05214-GTR?

SI5350A-B05214-GTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5350A-B05214-GTR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5350A-B05214-GTR?

For technical support, including SI5350A-B05214-GTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5350A-B05214-GTR requirements.

6.How does Aetrix verify that SI5350A-B05214-GTR is sourced from the original manufacturer or authorized distributors?

All SI5350A-B05214-GTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5350A-B05214-GTR meets industry standards.

7.What is the process for return or replacement of SI5350A-B05214-GTR?

All SI5350A-B05214-GTR units undergo pre-shipment inspection (PSI). If there is an issue with SI5350A-B05214-GTR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5350A-B05214-GTR part is unused and in its original packaging.

Return procedure for SI5350A-B05214-GTR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…