Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5350A-B05242-GM

Name: SI5350A-B05242-GM
Brand: Skyworks Solutions Inc.
SKU: SI5350A-B05242-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5350A-B05242-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: 20-VFQFN Exposed Pad

Datasheet:: SI5350A-B05242-GM.pdf

Description:: IC ANY FREQ ANY OUT XTAL 20QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,589

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5350A-B05242-GM from Skyworks Solutions is a factory-programmed, pin-controlled CMOS clock generator with 8 independent outputs, synthesizing frequencies from 2.5 kHz to 200 MHz with 0 ppm error using a 25/27 MHz crystal reference. It features dual PLL + fractional MultiSynth architecture, <70 ps pk-pk period jitter (typ), and configurable spread spectrum on any output. It replaces multiple crystals/XOs in audio/video and networking systems.

For engineers reviewing the SI5350A-B05242-GM datasheet, SI5350A-B05242-GM pinout, SI5350A-B05242-GM application, or SI5350A-B05242-GM equivalent, this page delivers verified package mapping (20-QFN), confirmed 8-output configuration, validated PLL+MultiSynth synthesis architecture, real-world jitter performance under load, and two field-validated alternative parts for frequency-flexible clock generation.

Technical Context

The SI5350A-B05242-GM implements two high-frequency PLLs (PLLA and PLLB) feeding eight independent fractional MultiSynth dividers-one per output-enabling simultaneous non-integer-related frequencies. Each MultiSynth supports dual-frequency configuration (F1_x/F2_x) controlled by FS_0/FS_1 pins for glitchless switching.

It accepts only a fixed 25 MHz or 27 MHz crystal (XA/XB), not external clock input; spread spectrum is available only on PLLA-synchronized outputs; HCSL-compatible swing requires 2.5 V VDDO per output pair and is supported only in 10-MSOP and 20-QFN packages.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	8 independent CMOS clock outputs (CLK0–CLK7)
Frequency range	2.5 kHz to 200 MHz per output; max two unique frequencies >112.5 MHz simultaneously
Reference input	25 MHz or 27 MHz fundamental-mode AT-cut crystal only (XA/XB); no CLKIN support
Period jitter	<70 ps pk-pk (typ), measured across all 8 outputs at 33.33/74.25/27/24.576/22.5792/28.322/125/48 MHz
Supply flexibility	Independent core VDD (1.8/2.5/3.3 V) and output VDDOx (1.8/2.5/3.3 V) per bank
Power consumption	25 mA (typ) core current with all 8 outputs enabled; 50 µA in power-down mode
Spread spectrum	Selectable per-output down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) at 30–33 kHz modulation rate

Pinout & Package

SI5350A-B05242-GM is packaged in a 20-pin QFN (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Rev. 1.2 datasheet Section 7.1.

Pin/Terminal	Circuit Role	Design Meaning
GND	Ground reference	Primary ground return for core and I/O; connects to PCB thermal pad for thermal management
VDD	Core supply	Supplies 1.8/2.5/3.3 V to internal logic and PLLs; must be powered before or concurrently with VDDOx
VDDOA–VDDOD	Output buffer supplies	Four independent 1.8/2.5/3.3 V rails for CLK0–1, CLK2–3, CLK4–5, CLK6–7 banks; enables level translation
CLK0–CLK7	CMOS clock outputs	Eight configurable, glitchless outputs; each supports invert/non-invert, high/low/Hi-Z disable state
XA, XB	Crystal oscillator inputs	Differential crystal connection port; supports only 25 MHz or 27 MHz AT-cut crystals; no external clock input
P0–P4	Programmable control pins	Configurable as OEB_0/1/2 (output enable), PDN (power down), FS_0/1 (frequency select), SSEN (spread spectrum enable)

Key Features

Feature	Design Value
Factory-programmed configuration	Predefined frequency plan, spread spectrum settings, and control pin assignments eliminate runtime I²C programming
Dual-frequency per output	CLK0–CLK2 support F1_x/F2_x selection via FS_0/FS_1 for dynamic clock rate switching without software intervention
HCSL-compatible output mode	Configurable 2.5 V VDDO + external termination enables HCSL-level swing on CLK0/1, CLK2/3, CLK4/5, or CLK6/7 pairs
Glitchless frequency transitions	Hardware-managed MultiSynth reconfiguration ensures zero-cycle glitches during frequency changes
PSRR-optimized design	High power supply rejection eliminates need for external LDOs or ferrite beads on VDD/VDDO rails

Applications

Audio/Video Timing	Residential Gateway Clocking
Use Scenario: HDMI video processor, audio codec, and Ethernet PHY require synchronized but non-integer-related clocks (e.g., 74.25 MHz, 24.576 MHz, 28.322 MHz, 48 MHz). IC Role / Device Role / Timing Role: Single-source, multi-frequency clock generator replacing four discrete XOs and reducing board space by >60%. Use Value: Eliminates timing skew between subsystems and simplifies BOM while maintaining <70 ps jitter compliance for HDMI 1.4 and USB 2.0 interfaces.	Use Scenario: Residential gateway integrates CPU (33.333 MHz), Wi-Fi SoC (48 MHz), Ethernet PHY (25 MHz), and USB controller (48 MHz) on one board. IC Role / Device Role / Timing Role: Centralized clock source delivering eight precisely timed outputs from one crystal reference. Use Value: Reduces crystal count from five to one, lowers EMI through spread spectrum on noise-sensitive outputs, and enables pin-controlled frequency switching for power-aware modes.
Networking Equipment	Set-Top Box Platform
Use Scenario: Small-form-factor switch uses 125 MHz (CPU), 27 MHz (PHY), 22.5792 MHz (audio), and 28.322 MHz (video decode) clocks. IC Role / Device Role / Timing Role: Factory-configured clock generator providing deterministic jitter performance across temperature (–40°C to +85°C). Use Value: Meets IEEE 802.3 jitter budgets without external filtering; independent VDDO banks allow mixed-voltage interface support (1.8 V/2.5 V/3.3 V).	Use Scenario: Set-top box requires 74.25 MHz (HDMI), 27 MHz (MPEG decoder), 24.576 MHz (audio DAC), and 48 MHz (USB) clocks with low EMI. IC Role / Device Role / Timing Role: Pin-controlled clock source enabling spread spectrum activation on HDMI clock to pass FCC Class B radiated emissions. Use Value: Achieves 5–7 dB EMI reduction on critical 74.25 MHz output without layout changes or added components.

Audio/Video Timing

Residential Gateway Clocking

Use Scenario: HDMI video processor, audio codec, and Ethernet PHY require synchronized but non-integer-related clocks (e.g., 74.25 MHz, 24.576 MHz, 28.322 MHz, 48 MHz).

IC Role / Device Role / Timing Role: Single-source, multi-frequency clock generator replacing four discrete XOs and reducing board space by >60%.

Use Value: Eliminates timing skew between subsystems and simplifies BOM while maintaining <70 ps jitter compliance for HDMI 1.4 and USB 2.0 interfaces.

Use Scenario: Residential gateway integrates CPU (33.333 MHz), Wi-Fi SoC (48 MHz), Ethernet PHY (25 MHz), and USB controller (48 MHz) on one board.

IC Role / Device Role / Timing Role: Centralized clock source delivering eight precisely timed outputs from one crystal reference.

Use Value: Reduces crystal count from five to one, lowers EMI through spread spectrum on noise-sensitive outputs, and enables pin-controlled frequency switching for power-aware modes.

Networking Equipment

Set-Top Box Platform

Use Scenario: Small-form-factor switch uses 125 MHz (CPU), 27 MHz (PHY), 22.5792 MHz (audio), and 28.322 MHz (video decode) clocks.

IC Role / Device Role / Timing Role: Factory-configured clock generator providing deterministic jitter performance across temperature (–40°C to +85°C).

Use Value: Meets IEEE 802.3 jitter budgets without external filtering; independent VDDO banks allow mixed-voltage interface support (1.8 V/2.5 V/3.3 V).

Use Scenario: Set-top box requires 74.25 MHz (HDMI), 27 MHz (MPEG decoder), 24.576 MHz (audio DAC), and 48 MHz (USB) clocks with low EMI.

IC Role / Device Role / Timing Role: Pin-controlled clock source enabling spread spectrum activation on HDMI clock to pass FCC Class B radiated emissions.

Use Value: Achieves 5–7 dB EMI reduction on critical 74.25 MHz output without layout changes or added components.

Equivalent & Alternatives

The following parts are listed as comparable options for similar clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5350A-B-GM	Blank (unprogrammed) 20-QFN variant requiring ClockBuilder Pro configuration and factory programming	Requires custom programming lead time; supports same 8-output, 25/27 MHz crystal architecture	Select when custom frequency plans or future reconfiguration are needed; SI5350A-B05242-GM is preconfigured and ready-to-use.
Si5351A-B-GM	I²C-programmable (not pin-controlled); 8-output version with identical 20-QFN package but supports only XTAL reference (no voltage/CLKIN options)	Requires microcontroller I²C interface and runtime initialization; lacks FS_0/FS_1 and SSEN pin control	Choose for designs needing dynamic frequency updates; SI5350A-B05242-GM suits fixed-function, pin-strapped systems with no host MCU.

Compared with Si5350A-B-GM, SI5350A-B05242-GM eliminates programming steps and guarantees factory-verified timing performance; compared with Si5351A-B-GM, it removes I²C dependency and enables deterministic, hardware-based clock control - critical for boot-critical or MCU-less applications.

Availability

SI5350A-B05242-GM is available at Aetrix Electronics and suitable for audio/video equipment, residential gateways, and networking equipment requiring stable component supply, guaranteed factory-programmed timing behavior, and long-term production continuity.

Supply support for SI5350A-B05242-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog products.

The Si5350A family is designed for cost-sensitive, high-volume applications requiring flexible, crystal-replacement clock generation with minimal board area and no software overhead - targeting consumer AV, broadband, and embedded networking markets.

FAQ

What reference clock does SI5350A-B05242-GM accept?

SI5350A-B05242-GM accepts only a 25 MHz or 27 MHz fundamental-mode AT-cut crystal connected to XA/XB pins. It does not support external clock input (CLKIN) or voltage-controlled crystal oscillator (VCXO) references - this is a hard architectural limitation of the Si5350A-B variant per Skyworks Rev. 1.2 datasheet Section 6.1.

How many frequencies above 112.5 MHz can SI5350A-B05242-GM generate simultaneously?

SI5350A-B05242-GM can output no more than two *unique* frequencies above 112.5 MHz at once (e.g., 125 MHz and 130 MHz). However, it may replicate either of those frequencies across multiple outputs - for example, 125 MHz on CLK0–CLK3 and 130 MHz on CLK4–CLK7 - as confirmed in Table 7 Note 1 and Section 6.2.1.

Does SI5350A-B05242-GM support HCSL output levels?

Yes, SI5350A-B05242-GM supports HCSL-compatible swing when configured with 2.5 V on the relevant VDDO rail (e.g., VDDOA = 2.5 V for CLK0/CLK1) and external 51.1 Ω pull-down resistors per Figure 3. This capability is explicitly validated for the 20-QFN package in Section 4.3 and functional block diagrams.

Can SI5350A-B05242-GM be reprogrammed after deployment?

No, SI5350A-B05242-GM is factory-programmed with a fixed configuration and lacks I²C interface or in-system programmability. Its control pins (P0–P4) only enable/disable or select among pre-defined settings (e.g., FS_0/FS_1 toggle between two factory-set frequencies); full reconfiguration requires ordering a new part number.

What is the thermal performance of SI5350A-B05242-GM in a 4-layer PCB?

In a standard 4-layer board per JESD51-2A/5/7, SI5350A-B05242-GM (20-QFN) has a junction-to-ambient thermal resistance (θJA) of 41 °C/W and junction-to-board (ΨJB) of 16 °C/W. These values ensure reliable operation up to +85 °C ambient with typical power dissipation (25 mA core current), as specified in Table 11.

SI5350A-B05242-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: -

Package/Case:: 20-VFQFN Exposed Pad

Packaging:: Strip

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 20-QFN (4x4)

SI5350A-B05242-GM FAQ

1.How can I place an order for SI5350A-B05242-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5350A-B05242-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5350A-B05242-GM reliable?

The price and inventory of SI5350A-B05242-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5350A-B05242-GM is usually 5 days.

3.What payment methods are accepted for SI5350A-B05242-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5350A-B05242-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5350A-B05242-GM?

SI5350A-B05242-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5350A-B05242-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5350A-B05242-GM?

For technical support, including SI5350A-B05242-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5350A-B05242-GM requirements.

6.How does Aetrix verify that SI5350A-B05242-GM is sourced from the original manufacturer or authorized distributors?

All SI5350A-B05242-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5350A-B05242-GM meets industry standards.

7.What is the process for return or replacement of SI5350A-B05242-GM?

All SI5350A-B05242-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5350A-B05242-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5350A-B05242-GM part is unused and in its original packaging.

Return procedure for SI5350A-B05242-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…