Skyworks Solutions Inc. SI5350A-B05762-GM
- Part No.:
- SI5350A-B05762-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- 20-VFQFN Exposed Pad
- Datasheet:
-
SI5350A-B05762-GM.pdf
- Description:
- IC ANY FREQ ANY OUT XTAL 20QFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,616
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5350A-B05762-GM from Skyworks Solutions is a factory-programmed, pin-controlled CMOS clock generator delivering up to 8 independent output frequencies (2.5 kHz–200 MHz) with 0 ppm synthesis error, low period jitter (<70 ps pk-pk), and configurable spread spectrum on any output. It replaces multiple crystals/XOs in audio/video systems, residential gateways, and networking equipment using a single 25 or 27 MHz crystal reference.
For engineers reviewing the SI5350A-B05762-GM datasheet, SI5350A-B05762-GM pinout, SI5350A-B05762-GM application, or SI5350A-B05762-GM equivalent, key selection criteria include its 20-QFN package with 8 outputs, dual-PLL + fractional MultiSynth architecture, independent VDD/VDDO voltage scaling (1.8/2.5/3.3 V), and support for glitchless frequency switching via FS_0/FS_1 pins.
Technical Context
The SI5350A-B05762-GM implements two high-frequency PLLs (PLLA and PLLB) feeding eight independent fractional MultiSynth dividers-one per output-enabling simultaneous non-integer-related frequencies. PLLA supports spread spectrum modulation (±0.1% to ±1.5% center-spread at 31.5 kHz), while PLLB provides fixed-frequency outputs without spread spectrum.
It accepts only a 25 or 27 MHz fundamental-mode AT-cut crystal on XA/XB inputs, with internal load capacitance options (0/6/8/10 pF). Output buffers are individually configurable for drive strength, inversion, and disable state (high/low/high-Z), with separate VDDO pins enabling level translation across all eight CLKx outputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | 8 independent CMOS clock outputs (CLK0–CLK7) |
| Frequency range | 2.5 kHz to 200 MHz per output; max two unique frequencies >112.5 MHz simultaneously |
| Period jitter | <70 ps pk-pk (typ), measured across all 8 outputs running at mixed frequencies including 125 MHz |
| Core supply | 1.8 V / 2.5 V / 3.3 V (±5–10%), with independent VDDO scaling per output bank |
| Reference input | 25 MHz or 27 MHz fundamental crystal only (no external CLKIN support) |
| Spread spectrum | Selectable per-output down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) at 31.5 kHz |
| Power-down current | 50 µA (max) when PDN = VDD, enabling ultra-low standby power |
Pinout & Package
SI5350A-B05762-GM is packaged in a 20-pin QFN (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions align with the Si5350A 20-QFN functional block diagram and pin description table (Rev. 1.2, pp. 19–20).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| XA, XB | Crystal oscillator input pair | Differential crystal interface; supports only 25 or 27 MHz fundamental AT-cut crystals; internal load caps configurable via ClockBuilder Pro |
| CLK0–CLK7 | CMOS clock outputs | Eight independent buffered outputs; each configurable for frequency, inversion, drive strength, and disable state (high/low/high-Z) |
| VDDOA–VDDOD | Output buffer supply rails | Four independent VDDO pins (each powers two CLK outputs); enable level translation (1.8/2.5/3.3 V) per output pair |
| VDD, GND | Core supply and ground | 1.8/2.5/3.3 V core logic supply; sequencing requires VDDOx powered before or concurrently with VDD |
| P0–P4 | Programmable control inputs | P0: OEB_0 (output enable for CLK0); P1: OEB_1 (CLK1); P2: OEB_2 (CLK2); P3: FS_0 (frequency select); P4: FS_1 (frequency select) |
| PDN, SSEN | Global control inputs | PDN: active-high power-down; SSEN: active-high spread spectrum enable/disable for all PLLA-sourced outputs |
Key Features
| Feature | Design Value |
|---|---|
| Factory-programmed configuration | Predefined frequency plan (B05762) eliminates I²C programming; pin-control only (FS_0/FS_1, OEB_0/1/2, PDN, SSEN) |
| Glitchless frequency switching | Hardware-based frequency change between F1_x/F2_x on CLK0–CLK2 with zero-cycle interruption |
| HCSL-compatible swing | Configurable 2.5 V VDDO + external termination enables HCSL-level outputs (e.g., CLK0/CLK1 as differential pair) |
| Independent output voltage scaling | Four VDDO pins allow mixed-voltage system interfacing (e.g., 1.8 V CPU core + 3.3 V peripheral clocks) |
| Low-power operation | 25 mA typical core current with all 8 outputs enabled; 50 µA max in power-down mode |
| EMI reduction | Per-output spread spectrum with selectable deviation (±0.1–1.5%) and fixed 31.5 kHz modulation rate |
Applications
| Audio/Video Timing | Residential Gateway Sync |
|---|---|
Use Scenario: HDMI video processor, audio codec, and Ethernet PHY require precise, non-integer-related clocks (74.25 MHz, 24.576 MHz, 28.322 MHz, 48 MHz) in compact set-top box design. IC Role / Device Role / Timing Role: Single-source clock generator replacing four discrete XOs; delivers exact frequencies with 0 ppm error and sub-70 ps jitter. Use Value: Reduces BOM count, PCB area, and EMI by consolidating clocks with programmable spread spectrum on high-speed outputs. |
Use Scenario: Residential gateway board integrates CPU (33.333 MHz), USB controller (48 MHz), Ethernet PHY (25 MHz), and Wi-Fi SoC (22.5792 MHz) on shared 4-layer PCB. IC Role / Device Role / Timing Role: Central timing hub providing isolated, low-jitter clocks with independent VDDO scaling for mixed-voltage subsystems. Use Value: Eliminates crystal layout sensitivity and inter-clock crosstalk; enables synchronized power-down of unused peripherals via OEB pins. |
| Networking Equipment | XO Replacement Module |
Use Scenario: Small-form-factor switch uses 125 MHz (CPU), 27 MHz (management MCU), and 74.25 MHz (video streaming engine) with strict jitter budget (<100 ps). IC Role / Device Role / Timing Role: Factory-configured clock source meeting PCIe Gen 1 jitter requirements; supports HCSL-compatible outputs for SerDes interfaces. Use Value: Guarantees deterministic timing performance without firmware dependency; simplifies qualification vs. multi-XO solutions. |
Use Scenario: Legacy motherboard redesign replaces aging 25 MHz and 27 MHz crystal oscillators with single-footprint upgrade path. IC Role / Device Role / Timing Role: Drop-in XO replacement with identical 20-QFN footprint and pin-compatible clock outputs (CLK0–CLK7 mapped to existing XO nets). Use Value: Enables frequency flexibility (e.g., adding 125 MHz for new CPU) without PCB re-spin or layout changes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5350A-B-GM | Blank (unprogrammed) 20-QFN variant requiring ClockBuilder Pro configuration and I²C initialization at boot | Requires microcontroller firmware support for I²C programming; not pin-bootable | Select SI5350A-B-GM only if dynamic frequency reconfiguration or field-upgradable timing plans are required. |
| Si5351A-B-GM | I²C-programmable 8-output clock generator with CLKIN support (25–200 MHz), no spread spectrum, higher jitter (110 ps pk-pk) | Accepts external clock reference instead of crystal; lacks per-output spread spectrum and glitchless switching | Choose Si5351A-B-GM when external reference clock is available and EMI reduction is not critical. |
Compared with SI5350A-B-GM and Si5351A-B-GM, the SI5350A-B05762-GM offers guaranteed factory-set timing behavior without firmware overhead, lower jitter, and hardware-enforced EMI control-making it optimal for cost-sensitive, high-volume consumer electronics where boot-time determinism and layout simplicity are essential.
Availability
SI5350A-B05762-GM is available at Aetrix Electronics and suitable for audio/video equipment, residential gateways, and networking/communication systems requiring stable component supply, long-term lifecycle support, and drop-in XO replacement capability.
Supply support for SI5350A-B05762-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs for wireless infrastructure, automotive, and industrial markets.
The Si5350A family is designed for cost-sensitive, high-volume applications requiring flexible, crystal-replacement clock generation with minimal design overhead-targeting consumer electronics, broadband gateways, and embedded networking platforms.
FAQ
What reference crystal does the SI5350A-B05762-GM require?
The SI5350A-B05762-GM requires a 25 MHz or 27 MHz fundamental-mode AT-cut crystal connected to XA/XB pins. It does not support external clock inputs or overtone crystals. Internal load capacitance (0/6/8/10 pF) is factory-configured per the B05762 specification, eliminating need for external capacitors in most cases. SI5350A-B05762-GM operates exclusively with this crystal reference-no alternative input sources are supported.
How many output frequencies can the SI5350A-B05762-GM generate simultaneously above 112.5 MHz?
The SI5350A-B05762-GM supports exactly two unique frequencies above 112.5 MHz at the same time-for example, 125 MHz on CLK0 and 130 MHz on CLK1. Additional outputs above 112.5 MHz must duplicate one of those two frequencies (e.g., CLK2 = 125 MHz, CLK3 = 130 MHz). This constraint is enforced by the underlying MultiSynth architecture and applies regardless of output count or configuration. SI5350A-B05762-GM's datasheet (Table 7, Note 1) explicitly defines this limit.
Does the SI5350A-B05762-GM support HCSL-compatible outputs?
Yes, the SI5350A-B05762-GM supports HCSL-compatible swing on output pairs when VDDO is set to 2.5 V and external 511 Ω/240 Ω termination is applied per Figure 3 of the datasheet. This functionality is validated for the 20-QFN package (used by SI5350A-B05762-GM) and requires one clock in the pair to be inverted. HCSL mode is not available with 1.8 V or 3.3 V VDDO supplies.
Can the SI5350A-B05762-GM be reprogrammed after manufacturing?
No, the SI5350A-B05762-GM is factory-programmed with a fixed configuration (B05762) and contains no I²C interface or nonvolatile memory for field reprogramming. All timing parameters-including output frequencies, spread spectrum settings, and control pin mappings-are permanently set during manufacturing. SI5350A-B05762-GM operates exclusively in pin-control mode using FS_0/FS_1, OEB_0/1/2, PDN, and SSEN signals.
What is the maximum allowable junction temperature for continuous operation of the SI5350A-B05762-GM?
The SI5350A-B05762-GM has an absolute maximum junction temperature of 150 °C (per Table 13), but continuous reliable operation requires staying within the recommended operating range of –40 °C to +85 °C ambient. For a 20-QFN package on a 4-layer board, thermal resistance θJA is 41 °C/W-so at 25 mA core current and 3.3 V supply, power dissipation (~82.5 mW) yields ~3.4 °C rise above ambient, well within safe limits. SI5350A-B05762-GM thermal data is specified in Tables 10–12 of the official datasheet.
SI5350A-B05762-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 20-VFQFN Exposed Pad
- Packaging:
- Strip
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 20-QFN (4x4)
SI5350A-B05762-GM FAQ
1.How can I place an order for SI5350A-B05762-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5350A-B05762-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5350A-B05762-GM reliable?
The price and inventory of SI5350A-B05762-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5350A-B05762-GM is usually 5 days.
3.What payment methods are accepted for SI5350A-B05762-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5350A-B05762-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5350A-B05762-GM?
SI5350A-B05762-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5350A-B05762-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5350A-B05762-GM?
For technical support, including SI5350A-B05762-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5350A-B05762-GM requirements.
6.How does Aetrix verify that SI5350A-B05762-GM is sourced from the original manufacturer or authorized distributors?
All SI5350A-B05762-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5350A-B05762-GM meets industry standards.
7.What is the process for return or replacement of SI5350A-B05762-GM?
All SI5350A-B05762-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5350A-B05762-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5350A-B05762-GM part is unused and in its original packaging.
Return procedure for SI5350A-B05762-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5350A-B05762-GM Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

