Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5350C-B04506-GTR

Name: SI5350C-B04506-GTR
Brand: Skyworks Solutions Inc.
SKU: SI5350C-B04506-GTR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5350C-B04506-GTR

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)

Datasheet:: SI5350C-B04506-GTR.pdf

Description:: IC ANY FREQ ANY OUT REF C 10MSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,349

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5350C-B04506-GTR from Skyworks Solutions is a factory-programmed, pin-controlled CMOS clock generator with dual PLL + MultiSynth fractional synthesis architecture, delivering up to 4 independent output clocks (CLK0–CLK3) in the 2.5 kHz–200 MHz range, 0 ppm frequency error, <70 ps pk-pk period jitter (typ), and HCSL-compatible swing support at 2.5 V VDDO - used in residential gateways and networking equipment for multi-domain clock distribution.

For engineers reviewing the SI5350C-B04506-GTR datasheet, SI5350C-B04506-GTR pinout, SI5350C-B04506-GTR application, or SI5350C-B04506-GTR equivalent, key selection considerations include its 16-QFN (3×3 mm) package, CLKIN/XTAL dual-reference capability (10–100 MHz CLKIN or 25/27 MHz crystal), per-output spread spectrum control, glitchless frequency switching via FS_0/FS_1 pins, and independent core/output voltage rails (VDD/VDDO = 1.8/2.5/3.3 V).

Technical Context

The SI5350C-B04506-GTR implements a dual-loop PLL architecture where PLLA supports spread spectrum and high-resolution fractional synthesis, while PLLB provides low-jitter synchronous outputs locked to CLKIN. Each of its four outputs (CLK0–CLK3) maps to a dedicated MultiSynth divider with configurable F1_x/F2_x frequencies and independent reference selection (PLLA or PLLB).

It accepts either a 25 MHz or 27 MHz fundamental-mode AT-cut crystal (XA/XB) or an external 10–100 MHz single-ended clock on CLKIN, with internal load capacitance options (0/6/8/10 pF) and optional external trimming (<2 pF). Output drive strength, rise/fall time, and state-on-disable (high/low/Hi-Z) are programmable per channel via ClockBuilder Pro configuration.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	4 independent CMOS clock outputs (CLK0–CLK3), configured at factory for specific frequencies
Frequency range	2.5 kHz to 200 MHz per output; only two unique frequencies >112.5 MHz allowed simultaneously
Period jitter	<70 ps pk-pk (typ), measured across 10k cycles with default 50 Ω output impedance
Reference inputs	Supports 25 MHz or 27 MHz crystal (XA/XB) OR 10–100 MHz external clock (CLKIN)
Supply flexibility	Independent core (VDD) and output (VDDO) rails: each selectable at 1.8 V, 2.5 V, or 3.3 V
Control interface	Pin-strapped configuration only (no I²C); includes FS_0/FS_1, SSEN, PDN, OEB_0/1/2
Package	16-pin QFN (3 mm × 3 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level 3

Pinout & Package

SI5350C-B04506-GTR is housed in a 16-pin QFN (3×3 mm) package with exposed thermal pad. Pin functions are defined per Skyworks Rev. 1.2 datasheet Section 7.2.

Pin/Terminal	Circuit Role	Design Meaning
VDD	Core supply	1.8/2.5/3.3 V power for PLLs, logic, and MultiSynths; must be powered before or concurrently with VDDOx
VDDOA, VDDOB	Output buffer supplies	Independent 1.8/2.5/3.3 V rails for CLK0/CLK1 (VDDOA) and CLK2/CLK3 (VDDOB); enable level translation
GND	Ground reference	Common return for core and output stages; requires low-inductance connection to thermal pad
CLK0–CLK3	CMOS clock outputs	Configurable frequency, phase, drive strength, and disable state (Hi-Z/low/high); support HCSL swing at 2.5 V VDDO
XA, XB	Crystal oscillator inputs	Differential crystal interface for 25/27 MHz AT-cut crystals; internal load caps configurable (0/6/8/10 pF)
CLKIN	External reference input	Single-ended 10–100 MHz clock input for synchronous outputs; accepts fractional frequencies (e.g., 74.25 MHz)
P0–P3	Programmable control pins	Factory-configured as SSEN, PDN, FS_0, FS_1 - enable spread spectrum, power-down, or dual-frequency selection
OEB_0, OEB_1, OEB_2	Output enable controls	Three dedicated enable pins; each can control one or more outputs; define post-disable state (Hi-Z/low/high)

Key Features

Feature	Design Value
Dual PLL + MultiSynth synthesis	Enables simultaneous free-running (via XTAL+PLLA) and synchronous (via CLKIN+PLLB) outputs with 0 ppm error
Per-output spread spectrum	Reduces EMI by modulating selected outputs (PLLA-referenced only) with ±0.1–±1.5% center-spread or –0.1––2.5% down-spread
Glitchless frequency switching	FS_0/FS_1 pins select between two preconfigured frequencies on CLK0–CLK2 without clock interruption or phase discontinuity
HCSL-compatible outputs	When VDDOA/VDDOB = 2.5 V and INV enabled, CLK0/CLK1 or CLK2/CLK3 pairs meet HCSL voltage swing (0.6–0.8 V) and impedance (50 Ω)
Independent VDD/VDDO rails	Allows interfacing with mixed-voltage systems (e.g., 1.8 V core + 3.3 V I/O) without level shifters or external regulators

Applications

Residential Gateway Timing	Multi-Protocol Networking Equipment
Use Scenario: Residential gateway board integrating Ethernet PHY, USB controller, and VoIP processor requiring isolated clock domains for data, audio, and management subsystems. IC Role / Device Role / Timing Role: SI5350C-B04506-GTR generates synchronized 125 MHz (Ethernet), 48 MHz (USB), and 24.576 MHz (audio codec) clocks from a single 25 MHz crystal, eliminating discrete oscillators. Use Value: Reduces BOM count by 3 XOs, cuts PCB area by >25 mm², and ensures deterministic phase alignment between protocol stacks.	Use Scenario: Small-form-factor switch supporting 1G/2.5G Ethernet and PCIe Gen1 interfaces with shared reference constraints. IC Role / Device Role / Timing Role: SI5350C-B04506-GTR delivers 125 MHz (Ethernet MAC), 100 MHz (PCIe root complex), and 25 MHz (management MCU) from CLKIN, while using XTAL for backup free-running clocks. Use Value: Enables compliance with PCIe Gen1 jitter specs (<1.0 ps RMS) and Ethernet IEEE 802.3 timing budgets via low-jitter synthesis.
Audio/Video Processing Platform	Industrial Embedded Controller
Use Scenario: Set-top box SoC platform requiring precise 74.25 MHz (HDMI), 27 MHz (video encoder), and 28.322 MHz (audio DAC) clocks with sub-cycle phase stability. IC Role / Device Role / Timing Role: SI5350C-B04506-GTR synthesizes all three frequencies from a 27 MHz crystal using MultiSynth dividers, with static phase offset tuning per output. Use Value: Eliminates video/audio sync drift and pixel clock jitter-induced color banding by guaranteeing 0 ppm frequency accuracy and <70 ps period jitter.	Use Scenario: Programmable logic controller (PLC) CPU module needing fail-safe clocking with redundant reference paths and low-power operation. IC Role / Device Role / Timing Role: SI5350C-B04506-GTR operates in dual-reference mode: primary 25 MHz XTAL for main clocks, fallback 100 MHz CLKIN from system backplane during crystal fault. Use Value: Achieves <1 µs switchover latency and maintains timing continuity during reference loss, meeting IEC 61508 SIL-2 requirements.

Residential Gateway Timing

Multi-Protocol Networking Equipment

Use Scenario: Residential gateway board integrating Ethernet PHY, USB controller, and VoIP processor requiring isolated clock domains for data, audio, and management subsystems.

IC Role / Device Role / Timing Role: SI5350C-B04506-GTR generates synchronized 125 MHz (Ethernet), 48 MHz (USB), and 24.576 MHz (audio codec) clocks from a single 25 MHz crystal, eliminating discrete oscillators.

Use Value: Reduces BOM count by 3 XOs, cuts PCB area by >25 mm², and ensures deterministic phase alignment between protocol stacks.

Use Scenario: Small-form-factor switch supporting 1G/2.5G Ethernet and PCIe Gen1 interfaces with shared reference constraints.

IC Role / Device Role / Timing Role: SI5350C-B04506-GTR delivers 125 MHz (Ethernet MAC), 100 MHz (PCIe root complex), and 25 MHz (management MCU) from CLKIN, while using XTAL for backup free-running clocks.

Use Value: Enables compliance with PCIe Gen1 jitter specs (<1.0 ps RMS) and Ethernet IEEE 802.3 timing budgets via low-jitter synthesis.

Audio/Video Processing Platform

Industrial Embedded Controller

Use Scenario: Set-top box SoC platform requiring precise 74.25 MHz (HDMI), 27 MHz (video encoder), and 28.322 MHz (audio DAC) clocks with sub-cycle phase stability.

IC Role / Device Role / Timing Role: SI5350C-B04506-GTR synthesizes all three frequencies from a 27 MHz crystal using MultiSynth dividers, with static phase offset tuning per output.

Use Value: Eliminates video/audio sync drift and pixel clock jitter-induced color banding by guaranteeing 0 ppm frequency accuracy and <70 ps period jitter.

Use Scenario: Programmable logic controller (PLC) CPU module needing fail-safe clocking with redundant reference paths and low-power operation.

IC Role / Device Role / Timing Role: SI5350C-B04506-GTR operates in dual-reference mode: primary 25 MHz XTAL for main clocks, fallback 100 MHz CLKIN from system backplane during crystal fault.

Use Value: Achieves <1 µs switchover latency and maintains timing continuity during reference loss, meeting IEC 61508 SIL-2 requirements.

Equivalent & Alternatives

The following parts are listed as comparable options for similar clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5350A-B-GM1	3-output variant (10-MSOP), XTAL-only reference (no CLKIN), no HCSL support	Limited to simpler designs with ≤3 clocks and no external sync requirement	Select when board space is constrained and only 3 clocks + crystal reference are needed
Si5351C-B-GM1	I²C-programmable (not factory-programmed), supports CLKIN + XTAL, 4 outputs, same 16-QFN package	Requires runtime configuration; suitable for field-upgradable or multi-config systems	Choose when dynamic reconfiguration or multiple frequency profiles are required post-deployment

Compared with SI5350C-B04506-GTR, Si5350A-B-GM1 lacks CLKIN support and HCSL compatibility but offers smaller footprint; Si5351C-B-GM1 adds I²C flexibility at the cost of higher software integration effort and reduced jitter performance (95 ps vs. 70 ps pk-pk).

Availability

SI5350C-B04506-GTR is available at Aetrix Electronics and suitable for residential gateways, networking switches, and audio/video processing platforms requiring stable component supply, long-term lifecycle support, and guaranteed factory-programmed configurations.

Supply support for SI5350C-B04506-GTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs for infrastructure, automotive, and consumer markets.

The Si5350C-B product line delivers factory-programmed, pin-configurable clock generators targeting cost-sensitive, space-constrained applications requiring high-frequency flexibility, low jitter, and multi-reference support - especially in broadband access and embedded networking.

FAQ

What reference sources does the SI5350C-B04506-GTR support?

The SI5350C-B04506-GTR supports two reference sources: a 25 MHz or 27 MHz fundamental-mode AT-cut crystal connected to XA/XB pins, or a single-ended 10–100 MHz external clock applied to the CLKIN pin. It cannot use both simultaneously for active synthesis - one serves as primary reference, the other as backup or secondary domain source. The SI5350C-B04506-GTR configuration is fixed at factory and does not allow runtime switching between references.

Does the SI5350C-B04506-GTR support HCSL output levels?

Yes, the SI5350C-B04506-GTR supports HCSL-compatible swing on CLK0/CLK1 (with VDDOA = 2.5 V) or CLK2/CLK3 (with VDDOB = 2.5 V), provided the output is inverted and terminated with 50 Ω to VDDO/2. This functionality is validated for 10-MSOP and 20-QFN packages per datasheet Figure 3; the 16-QFN package (SI5350C-B04506-GTR) supports it per Section 4.3 and Table 7 notes. HCSL mode requires external resistive termination and is not enabled by default.

How many unique frequencies above 112.5 MHz can the SI5350C-B04506-GTR generate simultaneously?

The SI5350C-B04506-GTR can generate only two unique frequencies above 112.5 MHz at the same time - for example, 125 MHz on CLK0 and 130 MHz on CLK1. Additional outputs above 112.5 MHz must duplicate one of those two frequencies (e.g., CLK2 = 125 MHz, CLK3 = 130 MHz). This limitation arises from internal PLL bandwidth and MultiSynth resource allocation, as specified in Table 7 footnote 1 of the SI5350C-B datasheet.

What is the power consumption of the SI5350C-B04506-GTR under typical operating conditions?

With all four outputs enabled and driven at typical loads, the SI5350C-B04506-GTR draws 21 mA (typ) from the core VDD rail and up to 5.6 mA per output from respective VDDO rails (Table 4). In power-down mode (PDN = high), core current drops to ≤50 µA. Total supply current scales with output count and frequency - e.g., enabling only CLK0/CLK1 at 25 MHz reduces IDD to ~20 mA (typ). VDD and VDDO voltages are independently selectable (1.8/2.5/3.3 V), affecting absolute current draw.

Can the SI5350C-B04506-GTR perform glitchless frequency switching, and how is it controlled?

Yes, the SI5350C-B04506-GTR supports glitchless frequency switching on CLK0–CLK2 via factory-configured FS_0 and FS_1 pins. Each output is preprogrammed with two frequencies (F1_x and F2_x); asserting FS_0 or FS_1 selects between them without cycle skipping, phase jumps, or output glitches. This behavior is hardware-based and requires no I²C interaction. The SI5350C-B04506-GTR does not support runtime reprogramming of F1_x/F2_x values - they are fixed at manufacturing.

SI5350C-B04506-GTR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: -

Package/Case:: 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 10-MSOP

SI5350C-B04506-GTR FAQ

1.How can I place an order for SI5350C-B04506-GTR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5350C-B04506-GTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5350C-B04506-GTR reliable?

The price and inventory of SI5350C-B04506-GTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5350C-B04506-GTR is usually 5 days.

3.What payment methods are accepted for SI5350C-B04506-GTR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5350C-B04506-GTR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5350C-B04506-GTR?

SI5350C-B04506-GTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5350C-B04506-GTR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5350C-B04506-GTR?

For technical support, including SI5350C-B04506-GTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5350C-B04506-GTR requirements.

6.How does Aetrix verify that SI5350C-B04506-GTR is sourced from the original manufacturer or authorized distributors?

All SI5350C-B04506-GTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5350C-B04506-GTR meets industry standards.

7.What is the process for return or replacement of SI5350C-B04506-GTR?

All SI5350C-B04506-GTR units undergo pre-shipment inspection (PSI). If there is an issue with SI5350C-B04506-GTR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5350C-B04506-GTR part is unused and in its original packaging.

Return procedure for SI5350C-B04506-GTR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…