Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5350C-B04579-GTR

Name: SI5350C-B04579-GTR
Brand: Skyworks Solutions Inc.
SKU: SI5350C-B04579-GTR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5350C-B04579-GTR

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)

Datasheet:: SI5350C-B04579-GTR.pdf

Description:: IC ANY FREQ ANY OUT REF C 10MSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,910

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5350C-B04579-GTR from Skyworks Solutions is a factory-programmed, pin-controlled CMOS clock generator with dual PLL + MultiSynth fractional synthesis architecture. It delivers up to 4 independent, non-integer-related output frequencies (2.5 kHz–200 MHz) with 0 ppm frequency error, <70 ps pk-pk period jitter, and configurable spread spectrum-designed for replacing multiple crystals, XOs, and PLLs in compact audio/video and networking equipment.

For engineers reviewing the SI5350C-B04579-GTR datasheet, SI5350C-B04579-GTR pinout, SI5350C-B04579-GTR application, or SI5350C-B04579-GTR equivalent, key selection criteria include its 16-QFN package with 4 outputs, support for 25/27 MHz crystal or 10–100 MHz CLKIN reference, independent VDD/VDDO voltage scaling (1.8/2.5/3.3 V), and glitchless frequency switching via FS_0/FS_1 pins.

Technical Context

The SI5350C-B04579-GTR implements a dual-loop PLL architecture where PLLA and PLLB each drive dedicated MultiSynth fractional dividers, enabling simultaneous free-running (crystal-referenced) and synchronized (CLKIN-referenced) outputs. Each of its four outputs (CLK0–CLK3) supports independent frequency, rise/fall time, spread spectrum, and invert/non-invert configuration.

It accepts either a 25 MHz or 27 MHz fundamental-mode AT-cut crystal on XA/XB or an external 10–100 MHz clock on CLKIN, with internal load capacitance options (0/6/8/10 pF) and optional external trim (<2 pF). Control logic interprets P0–P3 pin states to enable power-down (PDN), spread spectrum (SSEN), or dual-frequency selection (FS_0/FS_1) without I²C interface.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	4 independent CMOS clock outputs (CLK0–CLK3) in 16-QFN package
Frequency range	2.5 kHz to 200 MHz per output; only two unique frequencies >112.5 MHz allowed simultaneously
Frequency accuracy	0 ppm error - exact synthesis enabled by fractional MultiSynth dividers referenced to crystal or CLKIN
Period jitter	<70 ps pk-pk (typ), measured across 10k cycles with 4 outputs active at default high-drive strength
Supply flexibility	Separate core (VDD: 1.71–3.6 V) and output (VDDOx: 1.71–3.6 V) rails enable level translation and mixed-voltage system interfacing
Reference inputs	Supports 25 MHz or 27 MHz crystal (XA/XB) OR 10–100 MHz external clock (CLKIN); no requirement for both
Control interface	Pin-strapped only - no I²C; uses P0–P3 for PDN, SSEN, FS_0, FS_1, OEB_0/1/2 functions

Pinout & Package

SI5350C-B04579-GTR is housed in a 3 mm × 3 mm, 16-pin QFN package (exposed thermal pad, RoHS-compliant) with wettable flanks. Pin 1 marked by dot; top-side marking includes "5350CB" and date code. Thermal resistance θJA = 103°C/W (2-layer board).

Pin/Terminal	Circuit Role	Design Meaning
VDD	Core supply input	1.71–3.6 V digital core rail; must be powered before or concurrently with all VDDOx rails
VDDOA, VDDOB	Output buffer supplies	Independent 1.71–3.6 V rails for CLK0/CLK1 (VDDOA) and CLK2/CLK3 (VDDOB); enable HCSL-compatible swing at 2.5 V
GND	Ground reference	Common analog/digital ground plane connection; tied to exposed thermal pad
CLK0–CLK3	Differential-capable CMOS outputs	Configurable frequency, phase, slew rate, and state-on-disable; support HCSL when VDDO = 2.5 V + external termination
XA, XB	Crystal oscillator inputs	Accept 25 MHz or 27 MHz fundamental AT-cut crystal; internal load caps (0/6/8/10 pF) programmable via ClockBuilder Pro
CLKIN	External reference input	10–100 MHz single-ended clock input; used for synchronous outputs locked to external source
P0–P3	Programmable control inputs	P0 = OEB_0/1/2 (output enable), P1/P2 = FS_0/FS_1 (dual-frequency select), P3 = SSEN (spread spectrum enable)
PDN	Power-down control	Active-high signal; places device in ultra-low-power mode (≤50 µA) with all outputs disabled and PLLs halted

Key Features

Feature	Design Value
Dual PLL + MultiSynth synthesis	Enables independent, non-integer-related frequencies on all 4 outputs with zero ppm error relative to reference
Glitchless frequency switching	FS_0/FS_1 pins change output frequency (F1_x/F2_x) without clock interruption or metastability
HCSL-compatible output mode	Configurable via VDDO = 2.5 V + external 511 Ω/240 Ω termination; supported only in 10-MSOP and 20-QFN packages
Spread spectrum per-output control	Selectable down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) at 31.5 kHz modulation rate on PLLA-referenced outputs
Low-power operation	21 mA typical core current with 4 outputs enabled; ≤50 µA in PDN mode; no external filtering needed due to high PSRR

Applications

Audio/Video Timing	Networking Equipment
Use Scenario: Generating precise, low-jitter clocks for HDMI video processing, audio DAC/ADC sampling, and SPDIF transport in set-top boxes and Blu-ray players. IC Role / Device Role / Timing Role: Replaces discrete 27 MHz, 74.25 MHz, and 24.576 MHz crystals and oscillators with a single configurable source. Use Value: Reduces BOM count and PCB area while maintaining <70 ps period jitter required for HDMI 1.4 compliance and 24-bit/192 kHz audio fidelity.	Use Scenario: Providing synchronized clocks to Ethernet PHYs, USB controllers, and packet processors in residential gateways and SOHO routers. IC Role / Device Role / Timing Role: Delivers 25 MHz (PHY), 125 MHz (switch fabric), and 48 MHz (USB) from one device, referenced to a shared 25 MHz crystal. Use Value: Eliminates inter-clock skew and simplifies layout by removing multiple crystal footprints and associated load capacitors.
Printers & Scanners	Servers & Storage Controllers
Use Scenario: Supplying timing for image sensor interfaces, motor control ICs, and USB 2.0 host controllers in multifunction printers and document scanners. IC Role / Device Role / Timing Role: Generates 33.33 MHz (sensor interface), 48 MHz (USB), and 28.322 MHz (motor driver) with independent voltage scaling per output bank. Use Value: Enables mixed-voltage operation (1.8 V sensor, 3.3 V USB) without level shifters, reducing component count and power loss.	Use Scenario: Driving SATA, PCIe Gen 1, and memory controller clocks in entry-level servers and NAS devices. IC Role / Device Role / Timing Role: Provides 100 MHz (PCIe), 75 MHz (SATA), and 133 MHz (DDR controller) with spread spectrum enabled on PCIe output to meet FCC Class B EMI limits. Use Value: Achieves PCIe Gen 1 compliance using integrated spread spectrum (–0.5% down-spread) instead of external EMI filters or shielding.

Audio/Video Timing

Networking Equipment

Use Scenario: Generating precise, low-jitter clocks for HDMI video processing, audio DAC/ADC sampling, and SPDIF transport in set-top boxes and Blu-ray players.

IC Role / Device Role / Timing Role: Replaces discrete 27 MHz, 74.25 MHz, and 24.576 MHz crystals and oscillators with a single configurable source.

Use Value: Reduces BOM count and PCB area while maintaining <70 ps period jitter required for HDMI 1.4 compliance and 24-bit/192 kHz audio fidelity.

Use Scenario: Providing synchronized clocks to Ethernet PHYs, USB controllers, and packet processors in residential gateways and SOHO routers.

IC Role / Device Role / Timing Role: Delivers 25 MHz (PHY), 125 MHz (switch fabric), and 48 MHz (USB) from one device, referenced to a shared 25 MHz crystal.

Use Value: Eliminates inter-clock skew and simplifies layout by removing multiple crystal footprints and associated load capacitors.

Printers & Scanners

Servers & Storage Controllers

Use Scenario: Supplying timing for image sensor interfaces, motor control ICs, and USB 2.0 host controllers in multifunction printers and document scanners.

IC Role / Device Role / Timing Role: Generates 33.33 MHz (sensor interface), 48 MHz (USB), and 28.322 MHz (motor driver) with independent voltage scaling per output bank.

Use Value: Enables mixed-voltage operation (1.8 V sensor, 3.3 V USB) without level shifters, reducing component count and power loss.

Use Scenario: Driving SATA, PCIe Gen 1, and memory controller clocks in entry-level servers and NAS devices.

IC Role / Device Role / Timing Role: Provides 100 MHz (PCIe), 75 MHz (SATA), and 133 MHz (DDR controller) with spread spectrum enabled on PCIe output to meet FCC Class B EMI limits.

Use Value: Achieves PCIe Gen 1 compliance using integrated spread spectrum (–0.5% down-spread) instead of external EMI filters or shielding.

Equivalent & Alternatives

The following parts are listed as comparable options for similar clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5350A-B-GM1	Factory-programmed 4-output variant accepting only 25/27 MHz crystal (no CLKIN support)	Lacks external reference capability; unsuitable for systems requiring synchronization to external clock sources like GPS or WAN timing	Select when design uses only crystal reference and requires lowest cost; SI5350C-B04579-GTR preferred for hybrid reference flexibility
Si5351C-B-GM1	I²C-configurable 4-output clock generator with identical frequency range and jitter specs but different control architecture	Requires microcontroller I²C bus and firmware initialization; not pin-compatible; supports dynamic reconfiguration post-power-up	Choose for designs needing runtime frequency updates; SI5350C-B04579-GTR better for fixed-function, zero-software boot-critical timing

Compared with Si5350A-B-GM1 and Si5351C-B-GM1, SI5350C-B04579-GTR uniquely combines pin-strapped simplicity, dual-reference (XTAL + CLKIN) support, and guaranteed factory-programmed stability-making it optimal for cost-sensitive, software-free embedded timing where reference source flexibility matters.

Availability

SI5350C-B04579-GTR is available at Aetrix Electronics and suitable for audio/video equipment, networking infrastructure, and industrial embedded systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.

Supply support for SI5350C-B04579-GTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog technologies.

The Si5350C family is designed as a factory-programmable, pin-controlled clock generator targeting space-constrained, low-power consumer and networking applications where replacing multiple discrete timing components is critical.

FAQ

What reference sources does the SI5350C-B04579-GTR support?

The SI5350C-B04579-GTR supports two reference options: a 25 MHz or 27 MHz fundamental-mode AT-cut crystal connected to XA/XB pins, or an external 10–100 MHz single-ended clock applied to the CLKIN pin. Both cannot be active simultaneously; the device is factory-programmed to use one or the other. SI5350C-B04579-GTR does not require both, and ClockBuilder Pro configures the selected reference during programming.

How many output frequencies can the SI5350C-B04579-GTR generate simultaneously above 112.5 MHz?

The SI5350C-B04579-GTR allows only two unique frequencies above 112.5 MHz to be generated simultaneously-for example, 125 MHz on CLK0 and 130 MHz on CLK1. Additional outputs may replicate those same frequencies (e.g., 125 MHz on CLK2 and CLK3), but introducing a third distinct frequency >112.5 MHz violates specification. SI5350C-B04579-GTR enforces this limit via its MultiSynth divider architecture and is verified in ClockBuilder Pro during configuration.

Does the SI5350C-B04579-GTR support HCSL output levels?

Yes, the SI5350C-B04579-GTR supports HCSL-compatible swing when configured with VDDO = 2.5 V and external 511 Ω/240 Ω termination per output pair (e.g., CLK0/CLK1 with VDDOA = 2.5 V). However, this mode is only supported in the 10-MSOP and 20-QFN packages-not in the 16-QFN package used by SI5350C-B04579-GTR. Therefore, SI5350C-B04579-GTR does not support HCSL output.

What is the power-up behavior of the SI5350C-B04579-GTR?

The SI5350C-B04579-GTR achieves valid output clocks within 2 ms (typical) after VDD reaches minimum operating voltage, assuming CL = 5 pF and fCLKn > 1 MHz. In PLL bypass mode (e.g., direct crystal-to-output path), power-up time reduces to 0.5 ms (typical). All outputs remain in high-impedance or user-defined disable state until OEB pins are asserted. SI5350C-B04579-GTR requires no external reset or configuration sequence-operation begins automatically upon power stabilization.

Can the SI5350C-B04579-GTR generate spread spectrum on all four outputs?

No. Spread spectrum is only available on outputs referenced to PLLA-not PLLB-and is not supported on clocks synchronized to the CLKIN input. SI5350C-B04579-GTR allows per-output enable/disable of spread spectrum, but only for PLLA-derived outputs. If CLKIN is used as the reference for any output, that output cannot have spread spectrum enabled-even if PLLA is otherwise active elsewhere. This constraint is enforced in ClockBuilder Pro during configuration.

SI5350C-B04579-GTR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: -

Package/Case:: 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 10-MSOP

SI5350C-B04579-GTR FAQ

1.How can I place an order for SI5350C-B04579-GTR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5350C-B04579-GTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5350C-B04579-GTR reliable?

The price and inventory of SI5350C-B04579-GTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5350C-B04579-GTR is usually 5 days.

3.What payment methods are accepted for SI5350C-B04579-GTR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5350C-B04579-GTR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5350C-B04579-GTR?

SI5350C-B04579-GTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5350C-B04579-GTR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5350C-B04579-GTR?

For technical support, including SI5350C-B04579-GTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5350C-B04579-GTR requirements.

6.How does Aetrix verify that SI5350C-B04579-GTR is sourced from the original manufacturer or authorized distributors?

All SI5350C-B04579-GTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5350C-B04579-GTR meets industry standards.

7.What is the process for return or replacement of SI5350C-B04579-GTR?

All SI5350C-B04579-GTR units undergo pre-shipment inspection (PSI). If there is an issue with SI5350C-B04579-GTR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5350C-B04579-GTR part is unused and in its original packaging.

Return procedure for SI5350C-B04579-GTR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…