Skyworks Solutions Inc. SI5350C-B06882-GTR
- Part No.:
- SI5350C-B06882-GTR
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
SI5350C-B06882-GTR.pdf
- Description:
- IC ANY FREQ ANY OUT REF C 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,483
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5350C-B06882-GTR from Skyworks Solutions is a factory-programmed, pin-controlled CMOS clock generator with dual PLL + MultiSynth fractional synthesis architecture. It delivers up to 4 independent, non-integer-related output frequencies (2.5 kHz–200 MHz) with 0 ppm frequency error, <70 ps pk-pk period jitter, and configurable spread spectrum-designed for replacing multiple crystals, XOs, and PLLs in compact timing systems such as residential gateways and audio/video equipment.
For engineers reviewing the SI5350C-B06882-GTR datasheet, SI5350C-B06882-GTR pinout, SI5350C-B06882-GTR application, or SI5350C-B06882-GTR equivalent, key selection criteria include its 4-output 16-QFN (3×3 mm) package, support for 25/27 MHz crystal or 10–100 MHz CLKIN reference, independent VDD/VDDO voltage scaling (1.8/2.5/3.3 V), and glitchless frequency switching via FS_0/FS_1 pins.
Technical Context
The SI5350C-B06882-GTR implements a dual-loop PLL architecture: PLLA supports spread-spectrum outputs and high-resolution fractional synthesis, while PLLB enables low-jitter synchronous clocks locked to CLKIN. Each of its four outputs (CLK0–CLK3) is driven by an independent MultiSynth divider with programmable F1_x/F2_x frequency pairs selectable via FS_0/FS_1 control pins.
It accepts either a 25 MHz or 27 MHz fundamental-mode AT-cut crystal (XA/XB) or an external 10–100 MHz single-ended clock on CLKIN. Output buffers support HCSL-compatible swing when VDDO is set to 2.5 V and use internal 50 Ω impedance-valid only in 10-MSOP and 20-QFN packages, not applicable to this 16-QFN variant.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | 4 independent CMOS clock outputs (CLK0–CLK3) |
| Frequency range | 2.5 kHz to 200 MHz per output; max two unique frequencies >112.5 MHz simultaneously |
| Period jitter | <70 ps pk-pk (typ), measured across 10k cycles with all 4 outputs active |
| Reference input | 25 MHz or 27 MHz crystal (XA/XB) OR 10–100 MHz external clock (CLKIN) |
| Supply flexibility | Core VDD: 1.71–1.89 V / 2.25–2.75 V / 3.0–3.6 V; Output VDDO: independently scalable same ranges |
| Power consumption | 21 mA typ (enabled 4 outputs); 50 µA in power-down mode (PDN = VDD) |
| Control interface | Pin-strapped configuration only (P0–P3); no I²C bus required |
Pinout & Package
SI5350C-B06882-GTR is housed in a 16-pin QFN package (3 mm × 3 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Rev. 1.2 datasheet Section 7.2 and Figure 4 (16-QFN block diagram).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Core supply | 1.71–3.6 V core logic and PLL supply; must power up before or concurrently with VDDOx |
| VDDOA, VDDOB | Output buffer supplies | Independent 1.71–3.6 V supplies for CLK0/CLK1 (VDDOA) and CLK2/CLK3 (VDDOB); enable level translation |
| GND | Ground reference | Common return for core, outputs, and control pins; connects to exposed thermal pad |
| CLK0–CLK3 | CMOS clock outputs | Configurable frequency, duty cycle (45–55%), rise/fall time (1–1.5 ns), and state-on-disable (high/low/Z) |
| XA, XB | Crystal oscillator inputs | Differential crystal connection for 25/27 MHz reference; internal load caps (0/6/8/10 pF) configurable via ClockBuilder Pro |
| CLKIN | External clock input | Single-ended 10–100 MHz reference for synchronous outputs; supports fractional ratios (e.g., 74.25 MHz × 1000/1001) |
| P0–P3 | Programmable control pins | Configurable as SSEN (spread spectrum enable), PDN (power down), FS_0/FS_1 (frequency select), or OEB_0/1/2 (output enable) |
| LOLB | Loss-of-lock indicator | Open-drain output asserting low when PLLA or PLLB loses lock; requires external pull-up |
Key Features
| Feature | Design Value |
|---|---|
| Dual PLL + MultiSynth synthesis | Enables simultaneous free-running (crystal-referenced) and synchronous (CLKIN-referenced) outputs with zero ppm frequency error |
| Glitchless frequency switching | F1_x/F2_x dual-frequency per output (CLK0–CLK2) changes without clock interruption using FS_0/FS_1 pins |
| Configurable spread spectrum | Down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) at 31.5 kHz modulation rate on PLLA-referenced outputs only |
| Independent VDD/VDDO scaling | Core and output buffers powered separately-allows mixed-voltage system interfacing (e.g., 1.8 V core + 3.3 V I/O) |
| Low-power operation | 21 mA typical supply current with 4 outputs active; 50 µA in full power-down mode (PDN high) |
| PCIE Gen 1 compliance | Meets PCIe Gen 1 jitter and timing requirements for clock distribution in host controllers and endpoint devices |
Applications
| Residential Gateway Timing | Audio/Video Equipment Clocking |
|---|---|
|
Use Scenario: Single-chip timing solution for multi-protocol residential gateways supporting Ethernet PHY, USB controller, and VoIP codecs. IC Role / Device Role / Timing Role: Generates synchronized 25 MHz (Ethernet), 48 MHz (USB), and 24.576 MHz (audio codec) clocks from one 25 MHz crystal. Use Value: Eliminates 3 discrete oscillators, reduces BOM cost by ~40%, and shrinks PCB area by consolidating timing into a 3×3 mm QFN. |
Use Scenario: Reference clock generation in HDMI-enabled AV receivers and Blu-ray players requiring precise video/audio synchronization. IC Role / Device Role / Timing Role: Delivers 74.25 MHz (HDMI TMDS), 27 MHz (video processing), and 28.322 MHz (audio sample rate) with <70 ps jitter. Use Value: Ensures pixel-perfect video timing and low-jitter audio sampling-critical for 1080p/4K display compatibility and Dolby Digital decoding. |
| Network Attached Storage (NAS) Controller | Industrial Print Server |
|
Use Scenario: Clock source for ARM-based NAS SoCs managing SATA, Gigabit Ethernet, and USB 3.0 interfaces. IC Role / Device Role / Timing Role: Provides 125 MHz (PCIe switch), 100 MHz (SATA PHY), and 25 MHz (Ethernet MAC) from a single 25 MHz crystal. Use Value: Enables deterministic latency across storage and network paths-reducing packet loss and improving RAID rebuild times. |
Use Scenario: Timing engine in embedded print servers driving parallel/USB/Ethernet print engines and raster image processors. IC Role / Device Role / Timing Role: Supplies 33.333 MHz (print engine controller), 48 MHz (USB interface), and 22.5792 MHz (image sensor) with glitchless switching between print modes. Use Value: Supports dynamic resolution scaling (600–2400 dpi) without clock restart delays-improving throughput by 18% in mixed-media jobs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5350A-B-GM1 | 3-output variant (10-MSOP); crystal-only reference (no CLKIN support); no spread spectrum | Limited to single-reference, lower-output-count designs; unsuitable for CLKIN-synchronized systems | Select when only 3 clocks needed and external reference is unnecessary |
| Si5351C-B-GM | 8-output, I²C-programmable variant (20-QFN); supports CLKIN + crystal; includes I²C interface | Requires firmware integration for runtime reconfiguration; higher pin count and layout complexity | Select when dynamic frequency updates or >4 outputs are required |
Compared with SI5350C-B06882-GTR, Si5350A-B-GM1 offers simpler pin control but lacks CLKIN flexibility and spread spectrum, while Si5351C-B-GM adds I²C configurability and output count at the cost of software dependency and larger footprint-making SI5350C-B06882-GTR optimal for fixed, 4-output, mixed-reference timing with EMI reduction.
Availability
SI5350C-B06882-GTR is available at Aetrix Electronics and suitable for residential gateways, audio/video equipment, and industrial print servers requiring stable component supply, long-term lifecycle assurance, and factory-programmed timing precision.
Supply support for SI5350C-B06882-GTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs for infrastructure, automotive, and consumer markets.
The Si5350C product line delivers factory-programmed, pin-configurable clock generators targeting space-constrained, cost-sensitive applications where replacing multiple discrete timing components with a single configurable device improves reliability and reduces board area.
FAQ
What reference sources does the SI5350C-B06882-GTR support?
The SI5350C-B06882-GTR supports two reference inputs: a 25 MHz or 27 MHz fundamental-mode AT-cut crystal connected to XA/XB pins, or a single-ended 10–100 MHz external clock applied to the CLKIN pin. It cannot accept both simultaneously for different PLLs-the crystal feeds the internal oscillator for PLLA/PLLB, while CLKIN directly drives PLLB for synchronous outputs. SI5350C-B06882-GTR configuration is fixed at factory and does not support runtime switching between references.
How many output frequencies can the SI5350C-B06882-GTR generate simultaneously above 112.5 MHz?
The SI5350C-B06882-GTR supports up to two unique frequencies above 112.5 MHz across its four outputs-for example, 125 MHz on CLK0 and 130 MHz on CLK1. Additional outputs may repeat those frequencies (e.g., 125 MHz on CLK2 and CLK3), but introducing a third distinct frequency >112.5 MHz violates the device's synthesis constraints and will result in invalid configuration during ClockBuilder Pro validation. SI5350C-B06882-GTR's datasheet Table 7 explicitly limits this capability.
Does the SI5350C-B06882-GTR support HCSL-compatible outputs?
No, the SI5350C-B06882-GTR in its 16-QFN (3×3 mm) package does not support HCSL-compatible outputs. HCSL functionality requires specific pin pairing and termination (e.g., CLK0/CLK1 with inverted complement) and is explicitly limited to the 10-MSOP and 20-QFN packages per Section 4.3 of the datasheet. The 16-QFN variant lacks the necessary pin arrangement and internal routing for differential HCSL generation. SI5350C-B06882-GTR provides standard CMOS outputs only.
What is the purpose of the LOLB pin on the SI5350C-B06882-GTR?
The LOLB (Loss of Lock) pin on the SI5350C-B06882-GTR is an open-drain status indicator that asserts low whenever either PLLA or PLLB loses lock to its respective reference-whether the crystal (XA/XB) or external CLKIN. It requires an external pull-up resistor and is used for system-level fault detection and recovery sequencing. This signal is not latched and reflects real-time lock status; it does not indicate individual output failure. SI5350C-B06882-GTR's LOLB behavior is defined in Section 7.2 (16-QFN pin descriptions) and Table 4 (DC characteristics).
Can the SI5350C-B06882-GTR be reprogrammed after shipment?
No, the SI5350C-B06882-GTR is factory-programmed with a fixed configuration-including output frequencies, drive strengths, spread spectrum settings, and control pin mappings-and contains no non-volatile memory or I²C interface for field reprogramming. Configuration is performed once using Skyworks' ClockBuilder Pro software prior to manufacturing. Any change requires ordering a new part number (e.g., SI5350C-Bxxxxx-GM1). SI5350C-B06882-GTR operates exclusively in pin-strapped mode with no runtime update capability.
SI5350C-B06882-GTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 10-MSOP
SI5350C-B06882-GTR FAQ
1.How can I place an order for SI5350C-B06882-GTR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5350C-B06882-GTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5350C-B06882-GTR reliable?
The price and inventory of SI5350C-B06882-GTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5350C-B06882-GTR is usually 5 days.
3.What payment methods are accepted for SI5350C-B06882-GTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5350C-B06882-GTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5350C-B06882-GTR?
SI5350C-B06882-GTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5350C-B06882-GTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5350C-B06882-GTR?
For technical support, including SI5350C-B06882-GTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5350C-B06882-GTR requirements.
6.How does Aetrix verify that SI5350C-B06882-GTR is sourced from the original manufacturer or authorized distributors?
All SI5350C-B06882-GTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5350C-B06882-GTR meets industry standards.
7.What is the process for return or replacement of SI5350C-B06882-GTR?
All SI5350C-B06882-GTR units undergo pre-shipment inspection (PSI). If there is an issue with SI5350C-B06882-GTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5350C-B06882-GTR part is unused and in its original packaging.
Return procedure for SI5350C-B06882-GTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5350C-B06882-GTR Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

