Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5350C-B11980-GM1R

Name: SI5350C-B11980-GM1R
Brand: Skyworks Solutions Inc.
SKU: SI5350C-B11980-GM1R
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5350C-B11980-GM1R

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: 16-VFQFN Exposed Pad

Datasheet:: SI5350C-B11980-GM1R.pdf

Description:: IC CLOCK GENERATOR 16QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,290

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5350C-B11980-GM1R from Skyworks Solutions is a factory-programmed, pin-controlled CMOS clock generator with dual PLL + MultiSynth fractional synthesis architecture. It delivers up to 4 independent, non-integer-related output frequencies (2.5 kHz–200 MHz) with 0 ppm frequency error, <70 ps pk-pk period jitter, and configurable spread spectrum-designed for replacing multiple crystals, XOs, and PLLs in compact timing systems like residential gateways and audio/video equipment.

For engineers reviewing the SI5350C-B11980-GM1R datasheet, SI5350C-B11980-GM1R pinout, SI5350C-B11980-GM1R application, or SI5350C-B11980-GM1R equivalent, key selection considerations include its 4-output 16-QFN package, support for 25/27 MHz crystal or 10–100 MHz CLKIN reference, independent VDD/VDDO voltage scaling (1.8/2.5/3.3 V), and pin-configurable control logic (FS_0/1, SSEN, PDN, OEB).

Technical Context

The SI5350C-B11980-GM1R implements a dual-loop PLL architecture where PLLA and PLLB each drive dedicated MultiSynth fractional dividers, enabling independent frequency synthesis per output. Each of its four outputs (CLK0–CLK3) can be assigned to either PLL, supporting mixed free-running (crystal-referenced) and synchronous (CLKIN-referenced) clock domains within one device.

It supports glitchless frequency switching via FS_0/FS_1 pins on outputs CLK0–CLK2, programmable rise/fall time control, static phase offset, and HCSL-compatible swing when VDDO is set to 2.5 V-though HCSL requires external termination and inversion and is only validated for 10-MSOP and 20-QFN packages, not the 16-QFN of this variant.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	4 independent CMOS clock outputs (CLK0–CLK3), each configurable with unique frequency and source
Frequency range	2.5 kHz to 200 MHz per output; only two unique frequencies >112.5 MHz allowed simultaneously
Period jitter	<70 ps pk-pk (typ), measured across 10k cycles at default 50 Ω drive strength
Reference inputs	25 or 27 MHz crystal (XA/XB) or 10–100 MHz single-ended CLKIN signal
Supply voltages	Core VDD: 1.71–1.89 V / 2.25–2.75 V / 3.0–3.6 V; Output VDDO: independently selectable same ranges
Power consumption	21 mA typ (4 outputs enabled), 50 µA in power-down mode (PDN = high)
Control interface	Pin-strapped configuration only-no I²C; uses P0–P3 for FS_0/1, SSEN, PDN, OEB_0/1/2

Pinout & Package

SI5350C-B11980-GM1R is housed in a 16-pin QFN package (3 mm × 3 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Rev. 1.2 datasheet Section 7.2 and Figure 4 (16-QFN block diagram).

Pin/Terminal	Circuit Role	Design Meaning
VDD	Core supply input	Supplies internal logic and PLLs; must be powered before or concurrently with VDDOx
VDDOA, VDDOB	Output buffer supplies	VDDOA powers CLK0/CLK1; VDDOB powers CLK2/CLK3; enables level translation per output pair
GND	Ground reference	All analog/digital grounds tied internally; thermal pad must be soldered to PCB ground plane
CLK0–CLK3	CMOS clock outputs	Configurable frequency, duty cycle (45–55%), rise/fall time (1–1.5 ns), and state when disabled
XA, XB	Crystal oscillator inputs	Differential crystal connection; supports 25 or 27 MHz AT-cut crystals with internal load caps (0/6/8/10 pF)
CLKIN	External reference input	Accepts 10–100 MHz single-ended clock; used for synchronous outputs locked to external source
P0–P3	Programmable control pins	P0 = OEB_0/1/2 (output enable); P1/P2 = FS_0/FS_1 (frequency select); P3 = SSEN (spread spectrum enable)
LOLB	Status output	Open-drain loss-of-lock indicator; asserts low when PLL loses lock to reference

Key Features

Feature	Design Value
Dual PLL + MultiSynth synthesis	Enables independent, non-integer-related frequencies on all 4 outputs with zero ppm frequency error relative to reference
Glitchless frequency switching	FS_0/FS_1 pins allow real-time, bounce-free toggling between two preconfigured frequencies on CLK0–CLK2
Configurable spread spectrum	Down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) at 31.5 kHz modulation rate reduces EMI without system redesign
Independent VDD/VDDO rails	Allows core logic (1.8 V) and output buffers (2.5 V or 3.3 V) to operate at different voltages-critical for mixed-voltage SoC interfaces
Low-power operation	21 mA typical active current and 50 µA power-down current enable energy-sensitive applications like residential gateways

Applications

Residential Gateway Timing	Audio/Video Equipment Clocking
Use Scenario: Generating synchronized clocks for Ethernet PHY, Wi-Fi SoC, and USB controller in a compact home router with strict EMI limits. IC Role / Device Role / Timing Role: Replaces 3 discrete XOs and 1 PLL by delivering 25 MHz (PHY), 48 MHz (USB), and 125 MHz (SoC) from a single 27 MHz crystal reference. Use Value: Reduces BOM count and board area while enabling spread spectrum on 125 MHz output to meet FCC Class B radiated emissions.	Use Scenario: Providing precise, low-jitter clocks to HDMI transmitter, audio DAC, and video processor in a Blu-ray player. IC Role / Device Role / Timing Role: Delivers 74.25 MHz (HDMI), 24.576 MHz (audio), and 28.322 MHz (video) simultaneously with <70 ps period jitter and independent voltage scaling. Use Value: Eliminates inter-clock skew and ensures bit-perfect audio/video synchronization without external jitter cleaners.
Network Attached Storage (NAS) Controller	Industrial Print Server
Use Scenario: Supplying clocks to SATA controller, ARM CPU, and Gigabit Ethernet MAC in a fanless NAS enclosure with thermal constraints. IC Role / Device Role / Timing Role: Generates 100 MHz (SATA), 150 MHz (CPU), and 125 MHz (Ethernet) using CLKIN-referenced synchronous outputs locked to a shared 25 MHz system clock. Use Value: Enables deterministic phase alignment across subsystems and leverages low thermal resistance (103 °C/W) of 16-QFN package for passive cooling.	Use Scenario: Driving parallel printer interface, motor controller, and display MCU in a compact industrial print server requiring robust clock enable/disable sequencing. IC Role / Device Role / Timing Role: Provides 33.333 MHz (interface), 27 MHz (motor), and 48 MHz (display) with pin-strapped OEB_0/1/2 control for independent output gating. Use Value: Simplifies power management firmware by allowing hardware-level clock shutdown without I²C communication overhead.

Residential Gateway Timing

Audio/Video Equipment Clocking

Use Scenario: Generating synchronized clocks for Ethernet PHY, Wi-Fi SoC, and USB controller in a compact home router with strict EMI limits.

IC Role / Device Role / Timing Role: Replaces 3 discrete XOs and 1 PLL by delivering 25 MHz (PHY), 48 MHz (USB), and 125 MHz (SoC) from a single 27 MHz crystal reference.

Use Value: Reduces BOM count and board area while enabling spread spectrum on 125 MHz output to meet FCC Class B radiated emissions.

Use Scenario: Providing precise, low-jitter clocks to HDMI transmitter, audio DAC, and video processor in a Blu-ray player.

IC Role / Device Role / Timing Role: Delivers 74.25 MHz (HDMI), 24.576 MHz (audio), and 28.322 MHz (video) simultaneously with <70 ps period jitter and independent voltage scaling.

Use Value: Eliminates inter-clock skew and ensures bit-perfect audio/video synchronization without external jitter cleaners.

Network Attached Storage (NAS) Controller

Industrial Print Server

Use Scenario: Supplying clocks to SATA controller, ARM CPU, and Gigabit Ethernet MAC in a fanless NAS enclosure with thermal constraints.

IC Role / Device Role / Timing Role: Generates 100 MHz (SATA), 150 MHz (CPU), and 125 MHz (Ethernet) using CLKIN-referenced synchronous outputs locked to a shared 25 MHz system clock.

Use Value: Enables deterministic phase alignment across subsystems and leverages low thermal resistance (103 °C/W) of 16-QFN package for passive cooling.

Use Scenario: Driving parallel printer interface, motor controller, and display MCU in a compact industrial print server requiring robust clock enable/disable sequencing.

IC Role / Device Role / Timing Role: Provides 33.333 MHz (interface), 27 MHz (motor), and 48 MHz (display) with pin-strapped OEB_0/1/2 control for independent output gating.

Use Value: Simplifies power management firmware by allowing hardware-level clock shutdown without I²C communication overhead.

Equivalent & Alternatives

The following parts are listed as comparable options for similar clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5350A-B-GM1	3-output version in 10-MSOP; crystal-only reference (no CLKIN support); no FS_0/FS_1 pins	Limited to simpler designs needing ≤3 clocks and no external sync reference	Select when board space allows MSOP and system requires only crystal-based free-running clocks
Si5350C-B-GM	8-output version in 20-QFN; identical architecture and features but higher pin count and larger footprint	Suitable for complex SoC platforms requiring ≥5 clocks (e.g., servers, high-end networking)	Choose when future scalability or additional outputs (CLK4–CLK7) are required in the same family

Compared with Si5350A-B-GM1 and Si5350C-B-GM, the SI5350C-B11980-GM1R uniquely balances 4-output capability, CLKIN + crystal dual-reference flexibility, and compact 16-QFN packaging-making it optimal for mid-tier embedded systems where pin count, feature depth, and thermal performance must coexist.

Availability

SI5350C-B11980-GM1R is available at Aetrix Electronics and suitable for residential gateways, audio/video equipment, network-attached storage controllers, industrial print servers, and compact networking devices requiring stable component supply and factory-programmed timing precision.

Supply support for SI5350C-B11980-GM1R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs.

The Si5350C product line was designed to replace discrete timing components in space-constrained, cost-sensitive consumer and networking applications-delivering programmable multi-frequency synthesis without requiring firmware or I²C infrastructure.

FAQ

What reference sources does the SI5350C-B11980-GM1R support?

The SI5350C-B11980-GM1R supports two reference sources: a 25 MHz or 27 MHz crystal connected to XA/XB pins, or a 10–100 MHz single-ended clock applied to the CLKIN pin. Both may be used simultaneously-crystal for free-running outputs and CLKIN for synchronous outputs-enabling mixed-timing-domain architectures without external multiplexing.

Does the SI5350C-B11980-GM1R support HCSL-compatible outputs?

No-the SI5350C-B11980-GM1R in its 16-QFN package does not support HCSL-compatible outputs. HCSL functionality is explicitly limited to the 10-MSOP and 20-QFN variants per Skyworks documentation (Section 4.3). The 16-QFN package lacks the necessary internal routing and pinout for differential pair generation and external termination required for HCSL compliance.

How many unique frequencies above 112.5 MHz can the SI5350C-B11980-GM1R generate simultaneously?

The SI5350C-B11980-GM1R can generate only two unique frequencies above 112.5 MHz at the same time-for example, 125 MHz on CLK0 and 130 MHz on CLK1. Additional outputs above 112.5 MHz must duplicate one of those two frequencies (e.g., 125 MHz on CLK2 and CLK3). This limitation arises from internal MultiSynth resource allocation, not package or pin count.

Can the SI5350C-B11980-GM1R be reprogrammed after factory programming?

No-the SI5350C-B11980-GM1R is factory-programmed with a fixed configuration and has no I²C interface or in-system reprogramming capability. Configuration is permanent and defined during manufacturing using ClockBuilder Pro. Any change requires ordering a new part number with updated parameters.

What is the thermal performance of the SI5350C-B11980-GM1R in its 16-QFN package?

The SI5350C-B11980-GM1R in 16-QFN has a junction-to-ambient thermal resistance (θJA) of 103 °C/W on a 2-layer board and 65 °C/W on a 4-layer board per JESD51 standards. Its junction-to-board (ΨJB) is 37 °C/W (2-layer) and 31 °C/W (4-layer), confirming effective heat transfer through the exposed pad-critical for fanless or thermally constrained deployments.

SI5350C-B11980-GM1R Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: -

Package/Case:: 16-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Type:: Clock Generator

PLL:: Yes

Input:: Clock, Crystal

Output:: LVCMOS

Number of Circuits:: 1

Ratio - Input:Output:: 2:4

Differential - Input:Output:: No/No

Frequency - Max:: 200MHz

Divider/Multiplier:: Yes/No

Voltage - Supply:: 1.71V ~ 1.89V, 2.25V ~ 2.75V, 3V ~ 3.6V

Operating Temperature:: -40°C ~ 85°C (TA)

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 16-QFN (3x3)

SI5350C-B11980-GM1R FAQ

1.How can I place an order for SI5350C-B11980-GM1R through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5350C-B11980-GM1R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5350C-B11980-GM1R reliable?

The price and inventory of SI5350C-B11980-GM1R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5350C-B11980-GM1R is usually 5 days.

3.What payment methods are accepted for SI5350C-B11980-GM1R?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5350C-B11980-GM1R transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5350C-B11980-GM1R?

SI5350C-B11980-GM1R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5350C-B11980-GM1R order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5350C-B11980-GM1R?

For technical support, including SI5350C-B11980-GM1R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5350C-B11980-GM1R requirements.

6.How does Aetrix verify that SI5350C-B11980-GM1R is sourced from the original manufacturer or authorized distributors?

All SI5350C-B11980-GM1R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5350C-B11980-GM1R meets industry standards.

7.What is the process for return or replacement of SI5350C-B11980-GM1R?

All SI5350C-B11980-GM1R units undergo pre-shipment inspection (PSI). If there is an issue with SI5350C-B11980-GM1R, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5350C-B11980-GM1R part is unused and in its original packaging.

Return procedure for SI5350C-B11980-GM1R:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…