Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5351A-B03477-GT

Name: SI5351A-B03477-GT
Brand: Skyworks Solutions Inc.
SKU: SI5351A-B03477-GT
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5351A-B03477-GT

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5351A-B03477-GT.pdf

Description:: I2C PROG, ANY FREQUENCY, ANY OUT

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,603

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5351A-B03477-GT from Skyworks Solutions is an I²C-programmable, 8-output CMOS clock generator with integrated VCXO, designed to replace crystals, crystal oscillators, and discrete PLLs in cost-sensitive embedded systems. It delivers up to eight independent, non-integer-related frequencies from 2.5 kHz to 200 MHz with 0 ppm synthesis error, operates from a 25 or 27 MHz crystal, and supports 1.8/2.5/3.3 V output voltage levels per bank for mixed-signal timing in audio/video and networking equipment.

For engineers reviewing the SI5351A-B03477-GT datasheet, SI5351A-B03477-GT pinout, SI5351A-B03477-GT application, or SI5351A-B03477-GT equivalent, this device offers verified I²C configurability, sub-100 ps peak-to-peak period jitter (typ. 40 ps), programmable rise/fall time, glitchless frequency switching, and static phase offset control - all critical for multi-domain clocking in PCIe Gen 1–compatible systems and HCSL-compatible interfaces.

Technical Context

The SI5351A-B03477-GT implements a dual-PLL architecture: PLL A accepts either the internal 25/27 MHz crystal oscillator or an external 10–100 MHz CLKIN reference, while PLL B functions as a highly linear VCXO with configurable pull range (±30 to ±240 ppm) and gain (18–150 ppm/V). Each PLL feeds eight independent MultiSynth fractional dividers, enabling precise, non-integer frequency synthesis per output.

Its input stage supports crystal-only operation (no CLKIN or VC required), and its output stage provides separate VDDO pins (VDDOA–VDDOD) for per-bank voltage translation (1.8/2.5/3.3 V), configurable drive strength, spread spectrum (±0.1% to ±1.5%), and adjustable output delay - all managed via I²C register writes without requiring external components.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	8 independent CMOS clock outputs (CLK0–CLK7)
Frequency range	2.5 kHz to 200 MHz per output; two unique frequencies >112.5 MHz simultaneously supported
Period jitter (pk-pk)	Typ. 40 ps (16-/20-QFN, 4 outputs active); max 95 ps under worst-case real-world configuration
VCXO tuning range	Configurable ±30 to ±240 ppm at 3.3 V supply; linear over 10–90% of VDD
Supply flexibility	Core VDD: 2.25–2.75 V or 3.0–3.6 V; Output VDDO: independently selectable 1.71–1.89 V, 2.25–2.75 V, or 3.0–3.6 V
I²C interface	Standard/Fast Mode (100/400 kbps); supports 2.25–3.63 V pull-up; timeout enabled (25–35 ms)
Crystal reference	25 or 27 MHz AT-cut crystal only; internal load capacitance options: 0, 6, 8, or 10 pF

Pinout & Package

SI5351A-B03477-GT is packaged in a 20-pin QFN (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are identical to the Si5351A 20-pin QFN variant per Skyworks datasheet Section 10.1.

Pin/Terminal	Circuit Role	Design Meaning
VDD	Core supply	2.25–2.75 V or 3.0–3.6 V digital core power; must be powered before or concurrently with VDDOx
VDDOA–VDDOD	Output buffer supplies	Independent 1.8/2.5/3.3 V level translation per output bank (R0–R3, R4–R7)
CLK0–CLK7	Differential-capable CMOS outputs	Eight configurable clock outputs; each supports programmable rise/fall time, spread spectrum, and phase offset
XA/XB	Crystal oscillator inputs	Connects to 25/27 MHz AT-cut crystal; internal load caps selectable (0/6/8/10 pF)
SCL/SDA	I²C configuration interface	Standard-mode/fast-mode bus; supports 2.25–3.63 V pull-ups; requires external pull-ups
OEB	Output enable (active-low)	Glitch-free global disable of all clock outputs; <10 µs response time
GND	Ground reference	All ground pins (including thermal pad) must be connected to low-impedance system ground

Key Features

Feature	Design Value
0 ppm frequency synthesis error	Exact integer and fractional frequency generation per output using MultiSynth dividers - eliminates need for multiple fixed-frequency crystals
Per-bank output voltage control	Four independent VDDO pins (VDDOA–VDDOD) allow simultaneous 1.8 V, 2.5 V, and 3.3 V CMOS outputs on same device for mixed-voltage SoC interfacing
Glitchless frequency reconfiguration	I²C writes update clock parameters without output interruption - essential for dynamic clock scaling in industrial controllers and gateways
Configurable spread spectrum	Down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) per output - reduces EMI in dense PCB layouts without affecting timing margins
Static phase offset control	333 ps/step resolution enables deterministic inter-output skew alignment - critical for DDR clocking and video pixel clock synchronization

Applications

Audio/Video Timing	Networking Equipment
Use Scenario: Generating synchronized pixel clocks (74.25 MHz), audio sample clocks (24.576 MHz), and HDMI TMDS clocks (125 MHz) in residential media gateways and set-top boxes. IC Role / Device Role / Timing Role: Single-device multi-domain clock source replacing four discrete oscillators and eliminating board-level skew between video/audio subsystems. Use Value: Reduces BOM count by 75%, cuts layout area by >40%, and ensures sub-100 ps inter-clock phase alignment across domains.	Use Scenario: Providing PCIe Gen 1 reference (100 MHz), USB 2.0 (48 MHz), and Ethernet PHY clocks (25/125 MHz) in small-form-factor switches and routers. IC Role / Device Role / Timing Role: I²C-configurable clock generator delivering compliant jitter performance (<95 ps pk-pk) for PCIe and USB standards without external filtering. Use Value: Eliminates need for separate PCIe oscillator + USB crystal + Ethernet clock IC - simplifies compliance testing and reduces supply chain complexity.
Industrial Instrumentation	Laser Range Finding
Use Scenario: Supplying precise trigger clocks (33.333 MHz), ADC sampling clocks (28.322 MHz), and FPGA logic clocks (48 MHz) in handheld test equipment with battery-powered operation. IC Role / Device Role / Timing Role: Low-power (27 mA typ. @ 8 outputs), crystal-referenced clock generator supporting dynamic frequency changes during measurement modes. Use Value: Enables >10-hour battery life while maintaining <50 ps cycle-to-cycle jitter for high-resolution time-of-flight measurements.	Use Scenario: Generating laser diode modulation clocks (125 MHz) and time-of-flight sampling clocks (22.5792 MHz) in compact laser rangefinders with strict EMI limits. IC Role / Device Role / Timing Role: Spread-spectrum-enabled clock source with per-output modulation control to suppress narrowband emissions at fundamental and harmonic frequencies. Use Value: Passes CISPR-22 Class B radiated emissions without shielding or ferrites - reduces mechanical enclosure cost by 15%.

Audio/Video Timing

Networking Equipment

Use Scenario: Generating synchronized pixel clocks (74.25 MHz), audio sample clocks (24.576 MHz), and HDMI TMDS clocks (125 MHz) in residential media gateways and set-top boxes.

IC Role / Device Role / Timing Role: Single-device multi-domain clock source replacing four discrete oscillators and eliminating board-level skew between video/audio subsystems.

Use Value: Reduces BOM count by 75%, cuts layout area by >40%, and ensures sub-100 ps inter-clock phase alignment across domains.

Use Scenario: Providing PCIe Gen 1 reference (100 MHz), USB 2.0 (48 MHz), and Ethernet PHY clocks (25/125 MHz) in small-form-factor switches and routers.

IC Role / Device Role / Timing Role: I²C-configurable clock generator delivering compliant jitter performance (<95 ps pk-pk) for PCIe and USB standards without external filtering.

Use Value: Eliminates need for separate PCIe oscillator + USB crystal + Ethernet clock IC - simplifies compliance testing and reduces supply chain complexity.

Industrial Instrumentation

Laser Range Finding

Use Scenario: Supplying precise trigger clocks (33.333 MHz), ADC sampling clocks (28.322 MHz), and FPGA logic clocks (48 MHz) in handheld test equipment with battery-powered operation.

IC Role / Device Role / Timing Role: Low-power (27 mA typ. @ 8 outputs), crystal-referenced clock generator supporting dynamic frequency changes during measurement modes.

Use Value: Enables >10-hour battery life while maintaining <50 ps cycle-to-cycle jitter for high-resolution time-of-flight measurements.

Use Scenario: Generating laser diode modulation clocks (125 MHz) and time-of-flight sampling clocks (22.5792 MHz) in compact laser rangefinders with strict EMI limits.

IC Role / Device Role / Timing Role: Spread-spectrum-enabled clock source with per-output modulation control to suppress narrowband emissions at fundamental and harmonic frequencies.

Use Value: Passes CISPR-22 Class B radiated emissions without shielding or ferrites - reduces mechanical enclosure cost by 15%.

Equivalent & Alternatives

The following parts are listed as comparable options for similar clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5351B-B-GM	Includes VCXO functionality (tunable via VC pin); same 8-output 20-QFN package and pinout	Required when system needs voltage-controlled frequency adjustment (e.g., lock to external control loop)	Select SI5351A-B03477-GT for crystal-only, fixed-frequency applications; choose Si5351B-B-GM only if VCXO tuning is mandatory
Si5351C-B-GM	Accepts external CLKIN (10–100 MHz); no VC pin; otherwise identical architecture and package	Used when design already includes a high-stability system reference clock (e.g., oven-controlled XO)	SI5351A-B03477-GT is optimal for standalone crystal-based timing; Si5351C-B-GM suits designs with existing precision reference sources

Compared with Si5351B-B-GM and Si5351C-B-GM, SI5351A-B03477-GT provides lowest-cost, minimal-component clock generation where neither voltage tuning nor external reference synchronization is needed - reducing bill-of-materials and simplifying firmware initialization.

Availability

SI5351A-B03477-GT is available at Aetrix Electronics and suitable for audio/video equipment, networking/communication infrastructure, and industrial instrumentation requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for SI5351A-B03477-GT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, mobile, infrastructure, and timing solutions with over 30 years of RF and clocking expertise.

The Si5351 family was engineered for cost-sensitive, space-constrained applications needing flexible, software-defined clocking - targeting consumer electronics, industrial controls, and communications equipment where discrete crystal replacement and multi-frequency synthesis reduce design complexity.

FAQ

What is the maximum number of unique frequencies above 112.5 MHz that SI5351A-B03477-GT can generate simultaneously?

The SI5351A-B03477-GT supports exactly two unique frequencies above 112.5 MHz at the same time - for example, 125 MHz on CLK0 and 130 MHz on CLK1. Additional outputs may replicate those two frequencies (e.g., 125 MHz on CLK0–CLK3), but no third distinct frequency >112.5 MHz is permitted per Skyworks datasheet Table 7 note.

Does SI5351A-B03477-GT require external load capacitors for the 25 MHz crystal?

No - SI5351A-B03477-GT includes programmable internal load capacitance (0, 6, 8, or 10 pF) optimized for standard 25/27 MHz AT-cut crystals. External capacitors are only needed if the crystal specifies >10 pF load (e.g., 12 pF), in which case ≤2 pF total external capacitance (e.g., 4 pF split across XA/XB) is added per Skyworks AN551 guidelines.

Can SI5351A-B03477-GT generate HCSL-compatible output swings?

Yes - SI5351A-B03477-GT supports HCSL-compatible swing through programmable output drive strength and termination. When configured with 50 Ω output impedance and appropriate VDDO (e.g., 1.8 V), it meets HCSL voltage thresholds (V_OH ≥ 0.75 V, V_OL ≤ 0.25 V) and edge rate requirements per PCIe Gen 1 specifications.

Is the VC pin used in SI5351A-B03477-GT?

No - SI5351A-B03477-GT is the Si5351A variant, which lacks VCXO functionality. The VC pin is not bonded and must be left unconnected or tied to GND per Skyworks datasheet Section 10.1. Only Si5351B and Si5351C variants utilize the VC pin.

What is the power-up time for SI5351A-B03477-GT after VDD stabilization?

SI5351A-B03477-GT achieves valid clock output within 2 ms (typical) and 10 ms (maximum) after VDD reaches V_DDmin, per Table 5 "Power-up Time" in the Skyworks datasheet. In PLL bypass mode (crystal directly driving outputs), startup time reduces to 0.5–1 ms.

SI5351A-B03477-GT Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Tube

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5351A-B03477-GT FAQ

1.How can I place an order for SI5351A-B03477-GT through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5351A-B03477-GT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5351A-B03477-GT reliable?

The price and inventory of SI5351A-B03477-GT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351A-B03477-GT is usually 5 days.

3.What payment methods are accepted for SI5351A-B03477-GT?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351A-B03477-GT transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5351A-B03477-GT?

SI5351A-B03477-GT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5351A-B03477-GT order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5351A-B03477-GT?

For technical support, including SI5351A-B03477-GT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351A-B03477-GT requirements.

6.How does Aetrix verify that SI5351A-B03477-GT is sourced from the original manufacturer or authorized distributors?

All SI5351A-B03477-GT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351A-B03477-GT meets industry standards.

7.What is the process for return or replacement of SI5351A-B03477-GT?

All SI5351A-B03477-GT units undergo pre-shipment inspection (PSI). If there is an issue with SI5351A-B03477-GT, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5351A-B03477-GT part is unused and in its original packaging.

Return procedure for SI5351A-B03477-GT:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…