Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5351A-B04490-GM

Name: SI5351A-B04490-GM
Brand: Skyworks Solutions Inc.
SKU: SI5351A-B04490-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5351A-B04490-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5351A-B04490-GM.pdf

Description:: I2C PROG, ANY FREQUENCY, ANY OUT

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,314

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5351A-B04490-GM from Skyworks Solutions is an I²C-programmable, 8-output CMOS clock generator with integrated crystal oscillator (no external VCXO), supporting frequencies from 2.5 kHz to 200 MHz per output, 0 ppm synthesis error, and independent 1.8/2.5/3.3 V output supply rails. It replaces crystals, crystal oscillators, and fanout buffers in cost-sensitive embedded timing applications.

For engineers reviewing the SI5351A-B04490-GM datasheet, SI5351A-B04490-GM pinout, SI5351A-B04490-GM application, or SI5351A-B04490-GM equivalent, key selection criteria include its 8-output 20-QFN package, crystal-only reference (no VCXO or CLKIN support), 70 ps pk-pk period jitter, programmable rise/fall time, and I²C-configurable spread spectrum per output.

Technical Context

The SI5351A-B04490-GM implements a dual-PLL architecture with one PLL driven by a 25 or 27 MHz crystal (XTAL) and no VCXO or CLKIN input capability. Its eight high-resolution MultiSynth fractional dividers generate independent, non-integer-related output frequencies up to 200 MHz with exact synthesis.

It features separate core (VDD = 2.5/3.3 V) and output (VDDOx = 1.8/2.5/3.3 V) supply domains, glitchless frequency reprogramming via I²C, static phase offset control, and per-output spread spectrum modulation with ±0.1–±1.5% deviation at 31.5 kHz.

Key Specifications

Parameter	Value and Actual Design Meaning
Outputs	8 independent CMOS clock outputs (CLK0–CLK7)
Frequency Range	2.5 kHz to 200 MHz per output; only two unique frequencies >112.5 MHz simultaneously
Reference Input	25 or 27 MHz crystal only - no VCXO or CLKIN support
Output Jitter	<70 ps pk-pk period jitter (all outputs active, 20-QFN)
Supply Voltages	VDD = 2.25–3.6 V (core); VDDOx = 1.71–3.6 V (per output rail, independently configurable)
I²C Interface	Standard/Fast mode (100/400 kbps); supports A0 address pin for multi-device bus
Package	20-pin QFN (4 mm × 4 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level 3

Pinout & Package

SI5351A-B04490-GM is housed in a 20-pin QFN (4 mm × 4 mm) package with exposed thermal pad. Pin functions are defined per Skyworks Si5351A 20-pin QFN specification (Rev. 1.3, Section 10.1).

Pin/Terminal	Circuit Role	Design Meaning
XA, XB	Crystal oscillator inputs	Accept 25 or 27 MHz AT-cut crystal; internal load capacitance selectable (0/6/8/10 pF)
SCL, SDA	I²C serial interface	Configures device registers; supports standard/fast mode and A0 address pin
OEB	Output enable bar	Active-low global output disable; synchronous assertion prevents glitches
VDD, VDDOA–VDDOD	Power supply rails	VDD = core logic (2.5/3.3 V); VDDOA–D = four independent output voltage domains (1.8/2.5/3.3 V)
CLK0–CLK7	CMOS clock outputs	Eight programmable outputs; each supports rise/fall time control, spread spectrum, and phase offset
GND, EPAD	Ground and thermal pad	EPAD must be soldered to PCB ground plane for thermal and electrical performance

Key Features

Feature	Design Value
8-output any-frequency synthesis	Generates eight independent, non-integer-related clocks from 2.5 kHz to 200 MHz with zero ppm error
I²C programmability	Full register configuration via I²C (including frequency, drive strength, spread spectrum, phase offset)
Independent output voltage rails	Four VDDO supply groups (VDDOA–D) allow mixed-voltage system interfacing (e.g., 1.8 V MCU + 3.3 V PHY)
Glitchless reprogramming	Frequency, phase, and spread spectrum changes occur without output interruption or metastability
Low-jitter CMOS outputs	<70 ps pk-pk period jitter (20-QFN, all outputs active) enables PCIe Gen 1 and audio/video timing compliance

Applications

Audio/Video Timing	Networking Equipment
Use Scenario: Generating synchronized pixel clocks (74.25 MHz), audio sample clocks (24.576 MHz), and HDMI TMDS clocks in set-top boxes and AV receivers. IC Role / Device Role / Timing Role: Single-chip replacement for multiple crystals and oscillators across video, audio, and interface domains. Use Value: Eliminates board space, BOM count, and timing skew between domains while maintaining <70 ps jitter for clean signal integrity.	Use Scenario: Providing reference clocks for Ethernet PHYs (25 MHz), switch fabric controllers (125 MHz), and USB 2.0 transceivers (48 MHz) in residential gateways. IC Role / Device Role / Timing Role: Centralized, software-configurable clock source enabling flexible hardware revisions and firmware-driven clock scaling. Use Value: Reduces design iterations by allowing clock tree changes via I²C instead of PCB respins.
Industrial Instrumentation	Laser Rangefinding
Use Scenario: Delivering precise trigger and sampling clocks (e.g., 33.333 MHz, 28.322 MHz) to ADCs and FPGA logic in handheld test equipment. IC Role / Device Role / Timing Role: Low-power, crystal-referenced timing engine supporting battery-operated portable instrumentation. Use Value: Achieves sub-100 ps jitter at 3.3 V operation with 27 mA typical core current (8 outputs enabled), extending runtime.	Use Scenario: Generating high-stability time-of-flight measurement clocks (e.g., 125 MHz) and laser driver modulation signals in compact rangefinders. IC Role / Device Role / Timing Role: Deterministic, low-phase-noise clock source replacing discrete crystal+PLL solutions. Use Value: Enables <1 ns time resolution via 125 MHz clock with 40 ps typical period jitter, directly improving distance accuracy.

Audio/Video Timing

Networking Equipment

Use Scenario: Generating synchronized pixel clocks (74.25 MHz), audio sample clocks (24.576 MHz), and HDMI TMDS clocks in set-top boxes and AV receivers.

IC Role / Device Role / Timing Role: Single-chip replacement for multiple crystals and oscillators across video, audio, and interface domains.

Use Value: Eliminates board space, BOM count, and timing skew between domains while maintaining <70 ps jitter for clean signal integrity.

Use Scenario: Providing reference clocks for Ethernet PHYs (25 MHz), switch fabric controllers (125 MHz), and USB 2.0 transceivers (48 MHz) in residential gateways.

IC Role / Device Role / Timing Role: Centralized, software-configurable clock source enabling flexible hardware revisions and firmware-driven clock scaling.

Use Value: Reduces design iterations by allowing clock tree changes via I²C instead of PCB respins.

Industrial Instrumentation

Laser Rangefinding

Use Scenario: Delivering precise trigger and sampling clocks (e.g., 33.333 MHz, 28.322 MHz) to ADCs and FPGA logic in handheld test equipment.

IC Role / Device Role / Timing Role: Low-power, crystal-referenced timing engine supporting battery-operated portable instrumentation.

Use Value: Achieves sub-100 ps jitter at 3.3 V operation with 27 mA typical core current (8 outputs enabled), extending runtime.

Use Scenario: Generating high-stability time-of-flight measurement clocks (e.g., 125 MHz) and laser driver modulation signals in compact rangefinders.

IC Role / Device Role / Timing Role: Deterministic, low-phase-noise clock source replacing discrete crystal+PLL solutions.

Use Value: Enables <1 ns time resolution via 125 MHz clock with 40 ps typical period jitter, directly improving distance accuracy.

Equivalent & Alternatives

The following parts are listed as comparable options for similar clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5351B-B-GM	Includes VCXO with 0–VDD tuning voltage input and ±30–±240 ppm pull range; same 8-output 20-QFN package	Required where system-level frequency pulling or synchronization to analog control voltage is needed	Select SI5351A-B04490-GM when only fixed-frequency crystal reference is used; choose Si5351B-B-GM if voltage-controlled tuning is required.
Si5351C-B-GM	Supports external CLKIN (10–100 MHz) as reference instead of crystal; retains 8 outputs and same package	Used when a system already provides a stable master clock and no crystal is desired on the local board	Choose SI5351A-B04490-GM for standalone crystal-based designs; select Si5351C-B-GM when synchronizing to an existing system clock.

Compared with Si5351B-B-GM and Si5351C-B-GM, SI5351A-B04490-GM offers lowest BOM cost and simplest layout (no VC or CLKIN routing), but lacks tunability and external reference flexibility-making it optimal for fixed-frequency, crystal-only applications where jitter and integration are prioritized over dynamic control.

Availability

SI5351A-B04490-GM is available at Aetrix Electronics and suitable for audio/video equipment, networking gateways, and industrial instrumentation requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.

Supply support for SI5351A-B04490-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.

The Si5351A product line delivers highly integrated, I²C-programmable clock generators targeting cost-sensitive applications that require multi-output, crystal-based timing without VCXO complexity or external PLL components.

FAQ

What is the reference input requirement for SI5351A-B04490-GM?

The SI5351A-B04490-GM requires a 25 MHz or 27 MHz fundamental-mode AT-cut crystal connected to XA/XB pins. It does not support VCXO tuning voltage (VC) or external clock input (CLKIN). Internal load capacitance is configurable (0/6/8/10 pF), eliminating most external capacitors. SI5351A-B04490-GM operates exclusively in crystal-referenced mode per its Si5351A variant definition.

How many outputs does SI5351A-B04490-GM support and what are their voltage options?

SI5351A-B04490-GM supports eight CMOS clock outputs (CLK0–CLK7) in a 20-pin QFN package. Output voltage levels are configurable per group: VDDOA powers CLK0/CLK1, VDDOB powers CLK2/CLK3, VDDOC powers CLK4/CLK5, and VDDOD powers CLK6/CLK7. Each VDDO rail accepts 1.8 V, 2.5 V, or 3.3 V independently, enabling mixed-voltage system interfacing without level shifters.

Does SI5351A-B04490-GM support spread spectrum clocking?

Yes, SI5351A-B04490-GM supports per-output spread spectrum clocking (SSC) with selectable down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) modulation at a fixed 31.5 kHz rate. SSC is configured independently for each output via I²C registers and reduces EMI in noise-sensitive applications such as audio systems and medical instrumentation without affecting timing accuracy.

What is the typical power consumption of SI5351A-B04490-GM?

At 3.3 V VDD and 25 °C, SI5351A-B04490-GM draws 27 mA typical core supply current with all eight outputs enabled. Per-output buffer current is 2.2–5.6 mA (at CL = 5 pF), depending on frequency and drive strength. Total system current scales with active outputs and VDDO voltage selections, making SI5351A-B04490-GM suitable for power-constrained embedded designs.

Can SI5351A-B04490-GM replace multiple discrete crystals on a PCB?

Yes, SI5351A-B04490-GM is explicitly designed to replace multiple crystals and crystal oscillators. It generates up to eight independent, non-integer-related frequencies (e.g., 74.25 MHz, 24.576 MHz, 48 MHz) from a single 25/27 MHz crystal, reducing board area, BOM count, and timing skew. Skyworks documentation confirms its use in XO replacement across audio/video, networking, and instrumentation applications.

SI5351A-B04490-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Strip

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5351A-B04490-GM FAQ

1.How can I place an order for SI5351A-B04490-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5351A-B04490-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5351A-B04490-GM reliable?

The price and inventory of SI5351A-B04490-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351A-B04490-GM is usually 5 days.

3.What payment methods are accepted for SI5351A-B04490-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351A-B04490-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5351A-B04490-GM?

SI5351A-B04490-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5351A-B04490-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5351A-B04490-GM?

For technical support, including SI5351A-B04490-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351A-B04490-GM requirements.

6.How does Aetrix verify that SI5351A-B04490-GM is sourced from the original manufacturer or authorized distributors?

All SI5351A-B04490-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351A-B04490-GM meets industry standards.

7.What is the process for return or replacement of SI5351A-B04490-GM?

All SI5351A-B04490-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5351A-B04490-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5351A-B04490-GM part is unused and in its original packaging.

Return procedure for SI5351A-B04490-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…