Skyworks Solutions Inc. SI5351A-B04683-GT
- Part No.:
- SI5351A-B04683-GT
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5351A-B04683-GT.pdf
- Description:
- I2C PROG, ANY FREQUENCY, ANY OUT
- Quantity:
- Payment:

- Shipping:

Inventory:1,837
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5351A-B04683-GT from Skyworks Solutions is an I²C-programmable, 8-output CMOS clock generator with integrated VCXO and fractional MultiSynth architecture. It synthesizes up to eight independent, non-integer-related frequencies from 2.5 kHz to 200 MHz with 0 ppm frequency error, using a 25 or 27 MHz crystal reference. It serves as a drop-in replacement for crystals, XO, VCXO, and PLL-based clock trees in compact embedded timing systems.
For engineers reviewing the SI5351A-B04683-GT datasheet, SI5351A-B04683-GT pinout, SI5351A-B04683-GT application, or SI5351A-B04683-GT equivalent, this device delivers programmable rise/fall time control, static phase offset, glitchless frequency changes, and independent output voltage supply (1.8/2.5/3.3 V) - critical for multi-rail SoC clocking and jitter-sensitive interfaces like PCIe Gen 1 and HCSL-compatible receivers.
Technical Context
The SI5351A-B04683-GT implements a dual-PLL architecture (PLLA + PLLB) with high-resolution MultiSynth fractional dividers per output. Its input stage accepts only a fixed-frequency crystal (25 or 27 MHz) - no CLKIN or VC pin support - confirming it is the Si5351A variant. All eight outputs are derived from PLLA, with no VCXO tuning capability.
Each output features independent configuration of spread spectrum (±0.1% to ±1.5%), duty cycle (45–55% below 160 MHz), and drive strength. Output jitter is specified at ≤95 ps pk-pk period jitter (all outputs active, 20-QFN package), validated under 2.5 V or 3.3 V core supply and 1.8/2.5/3.3 V output buffer supplies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | 8 independent CMOS clock outputs |
| Frequency range | 2.5 kHz to 200 MHz per output; two unique frequencies >112.5 MHz allowed simultaneously |
| Frequency accuracy | 0 ppm error - exact synthesis via fractional MultiSynth, no trimming required |
| Core supply | 2.25–2.75 V or 3.0–3.6 V - supports dual-voltage system integration |
| Output supply | 1.71–1.89 V, 2.25–2.75 V, or 3.0–3.6 V per VDDOx rail - enables level translation to mixed-signal ICs |
| Period jitter | ≤95 ps pk-pk (20-QFN, all outputs active) - meets PCIe Gen 1 jitter budget for reference clocks |
| Crystal reference | 25 or 27 MHz AT-cut crystal only - no external CLKIN or VC support |
Pinout & Package
SI5351A-B04683-GT is housed in a 20-pin QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks datasheet Rev. 1.3, Section 10.1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Core supply | 2.25–2.75 V or 3.0–3.6 V digital core power - must be powered before or concurrently with VDDOx rails |
| VDDOA–VDDOD | Output buffer supplies | Independent 1.71–1.89 V / 2.25–2.75 V / 3.0–3.6 V per group - enables mixed-voltage clock distribution |
| CLK0–CLK7 | CMOS clock outputs | Eight configurable, glitchless outputs with programmable rise/fall time and spread spectrum |
| XA, XB | Crystal oscillator inputs | Differential crystal connection for 25 or 27 MHz AT-cut crystal - internal load caps selectable (0/6/8/10 pF) |
| SCL, SDA | I²C interface | Standard-mode (100 kbps) or fast-mode (400 kbps) configuration bus - supports 2.25–3.63 V pull-up |
| OEB | Output enable | Active-low global output disable - <10 µs enable delay, supports power-aware clock gating |
| NC | No connect | Pins 12, 13, 14, 15, 19 - must be left unconnected per datasheet |
Key Features
| Feature | Design Value |
|---|---|
| 8-output I²C-programmable clock generator | Replaces up to eight discrete crystals or oscillators with single-footprint solution, reducing BOM count and board area |
| 0 ppm frequency synthesis | Eliminates manual crystal selection and trimming; guarantees exact frequency on every output without calibration |
| Independent output voltage supplies | Four VDDO rails (VDDOA–D) allow simultaneous 1.8 V, 2.5 V, and 3.3 V clock outputs - avoids level shifters in multi-rail SoC designs |
| Programmable rise/fall time | Reduces EMI and signal integrity issues by enabling edge rate optimization per load condition and trace length |
| Glitchless frequency reconfiguration | Enables dynamic clock scaling during operation - no clock interruption or metastability risk during I²C writes |
Applications
| Audio/Video Timing | Networking Equipment |
|---|---|
Use Scenario: Generating synchronized sample-rate clocks (e.g., 24.576 MHz, 48 MHz, 74.25 MHz) for ADC/DAC, HDMI PHY, and video encoder/decoder subsystems. IC Role / Device Role / Timing Role: Primary multi-frequency clock source providing jitter-clean, phase-aligned clocks across audio, video, and transport layers. Use Value: Eliminates multiple crystal oscillators and reduces inter-clock skew - improves audio SNR and video pixel integrity. | Use Scenario: Supplying reference clocks to Ethernet PHYs (25 MHz), switch fabric controllers (125 MHz), and PCIe root complexes (100 MHz) in residential gateways and SMB switches. IC Role / Device Role / Timing Role: Single-chip clock tree replacing discrete XOs and fanout buffers while meeting PCIe Gen 1 jitter requirements (<100 ps pk-pk). Use Value: Reduces layout complexity and eliminates clock domain crossing issues between PHY, MAC, and CPU subsystems. |
| Industrial Instrumentation | Laser Rangefinders |
Use Scenario: Providing precise, low-jitter clocks for high-speed data acquisition (e.g., 125 MHz sampling clock) and real-time control loops (e.g., 33.333 MHz system clock) in handheld test equipment. IC Role / Device Role / Timing Role: Centralized timing hub delivering deterministic, phase-controllable clocks to FPGA logic, ADC drivers, and microcontroller peripherals. Use Value: Enables sub-nanosecond timestamp resolution and consistent sampling window alignment across channels. | Use Scenario: Driving time-of-flight (ToF) measurement circuits requiring ultra-stable 125 MHz or 150 MHz clocks for pulse generation and echo capture timing. IC Role / Device Role / Timing Role: Low-phase-noise clock source for laser diode drivers and high-speed comparators in precision ToF front-ends. Use Value: Achieves <1 mm distance resolution via <95 ps period jitter - directly improving rangefinder accuracy and repeatability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5351A-B-GM | Same 20-QFN package, 8-output Si5351A variant; factory-unprogrammed - requires external I²C host configuration | No preloaded firmware; requires full ClockBuilder Pro setup and runtime initialization | Select when custom frequency plans or dynamic reconfiguration are required beyond factory defaults |
| Si5351B-B-GM | Includes VCXO with 0–VDD VC input and ±240 ppm pull range; same 8-output, 20-QFN footprint | Supports voltage-controlled frequency tuning and synchronization to analog control signals - not available in SI5351A-B04683-GT | Select when system-level frequency agility or lock-to-reference capability is needed, e.g., in adaptive communication links |
Compared with SI5351A-B04683-GT, Si5351A-B-GM offers identical hardware but requires full software configuration, while Si5351B-B-GM adds VCXO functionality at the cost of losing crystal-only simplicity - making SI5351A-B04683-GT optimal for fixed-frequency, low-jitter, drop-in crystal replacement.
Availability
SI5351A-B04683-GT is available at Aetrix Electronics and suitable for audio/video equipment, networking/communication infrastructure, and industrial instrumentation requiring stable component supply, long-term lifecycle support, and guaranteed factory-programmed configuration.
Supply support for SI5351A-B04683-GT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog semiconductors, specializing in RF, mobile, and timing solutions with over 30 years of RF and clocking expertise.
The Si5351 family was designed specifically for cost-sensitive, space-constrained applications needing flexible, high-accuracy clock synthesis - targeting consumer electronics, embedded systems, and industrial control where crystal proliferation increases cost and design risk.
FAQ
What is the factory-programmed configuration of the SI5351A-B04683-GT?
The SI5351A-B04683-GT is preconfigured using ClockBuilder Pro to deliver eight specific output frequencies optimized for common multi-domain timing use cases. Unlike blank variants, it powers up with valid clocks immediately - no I²C initialization required. The exact frequency plan is documented in Skyworks' custom part database and can be retrieved via the 5-digit code "B04683".
Does the SI5351A-B04683-GT support external clock input (CLKIN) or VC tuning?
No. The SI5351A-B04683-GT is the Si5351A variant and supports only a 25 or 27 MHz crystal reference via XA/XB pins. It lacks CLKIN and VC pins entirely - confirmed by its functional block diagram, pinout table (Section 10.1), and ordering guide entry specifying "XTAL only" frequency reference. This makes it incompatible with systems requiring external reference locking or voltage-controlled tuning.
What is the maximum number of unique frequencies above 112.5 MHz supported by the SI5351A-B04683-GT?
The SI5351A-B04683-GT supports exactly two unique frequencies above 112.5 MHz simultaneously - a hard architectural limit of the MultiSynth divider architecture. For example, it may output 125 MHz on CLK0 and 133.333 MHz on CLK1, but adding a third distinct frequency >112.5 MHz (e.g., 150 MHz on CLK2) will cause undefined behavior or failure to lock. This constraint applies regardless of output count or package type.
Can the SI5351A-B04683-GT generate spread spectrum clocking on individual outputs?
Yes. Each of the eight outputs supports independent spread spectrum configuration - down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) - controlled via dedicated register bits. Modulation occurs at 31.5 kHz (typical), and the feature can be enabled or disabled per output without affecting others. This allows targeted EMI reduction on noise-sensitive interfaces (e.g., USB, HDMI) while maintaining tight jitter on critical clocks (e.g., PCIe reference).
What are the thermal limits and PCB layout requirements for reliable operation of the SI5351A-B04683-GT?
The SI5351A-B04683-GT has a maximum junction temperature of 150 °C and requires a 4-layer PCB with thermal vias under the exposed pad for optimal θJA = 41 °C/W. Per Skyworks datasheet Table 11, minimum copper area around the 20-QFN pad should be ≥100 mm² with ≥6 thermal vias (0.3 mm diameter, filled). Core supply decoupling requires one 100 nF ceramic capacitor per VDD pin and one 4.7 µF bulk capacitor within 10 mm of the package.
SI5351A-B04683-GT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5351A-B04683-GT FAQ
1.How can I place an order for SI5351A-B04683-GT through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5351A-B04683-GT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5351A-B04683-GT reliable?
The price and inventory of SI5351A-B04683-GT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351A-B04683-GT is usually 5 days.
3.What payment methods are accepted for SI5351A-B04683-GT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351A-B04683-GT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5351A-B04683-GT?
SI5351A-B04683-GT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5351A-B04683-GT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5351A-B04683-GT?
For technical support, including SI5351A-B04683-GT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351A-B04683-GT requirements.
6.How does Aetrix verify that SI5351A-B04683-GT is sourced from the original manufacturer or authorized distributors?
All SI5351A-B04683-GT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351A-B04683-GT meets industry standards.
7.What is the process for return or replacement of SI5351A-B04683-GT?
All SI5351A-B04683-GT units undergo pre-shipment inspection (PSI). If there is an issue with SI5351A-B04683-GT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5351A-B04683-GT part is unused and in its original packaging.
Return procedure for SI5351A-B04683-GT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5351A-B04683-GT Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
