Skyworks Solutions Inc. SI5351A-B04691-GTR
- Part No.:
- SI5351A-B04691-GTR
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5351A-B04691-GTR.pdf
- Description:
- I2C PROG, ANY FREQUENCY, ANY OUT
- Quantity:
- Payment:

- Shipping:

Inventory:3,321
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5351A-B04691-GTR from Skyworks Solutions is an I²C-programmable, 8-output CMOS clock generator with integrated VCXO, designed to replace crystals, crystal oscillators, and discrete PLLs in cost-sensitive embedded systems. It delivers up to eight independent, non-integer-related frequencies from 2.5 kHz to 200 MHz with 0 ppm synthesis error, operates from a 25/27 MHz crystal, and supports 1.8/2.5/3.3 V output voltage levels for mixed-signal timing in audio/video equipment and networking gear.
For engineers reviewing the SI5351A-B04691-GTR datasheet, SI5351A-B04691-GTR pinout, SI5351A-B04691-GTR application, or SI5351A-B04691-GTR equivalent, this device offers precise multi-domain clock synthesis, programmable rise/fall time control, glitchless frequency changes, and configurable spread spectrum-critical for PCIe Gen 1 compliance, HCSL-compatible swing, and low-jitter system timing.
Technical Context
The SI5351A-B04691-GTR implements a dual-PLL architecture (PLLA + VCXO-based PLLB) feeding eight independent MultiSynth fractional dividers, enabling simultaneous generation of asynchronous and synchronous clocks. Its input stage accepts only a 25 or 27 MHz crystal (no CLKIN or VC pin support), and all outputs derive from PLLA - confirming it is the Si5351A variant without VCXO tuning capability despite "B" in part number suffix.
Each output features separate VDDO supply pins (1.8/2.5/3.3 V), static phase offset control, and programmable drive strength. Output jitter is specified at ≤95 ps pk-pk (period) and ≤90 ps pk (cycle-to-cycle) under full 8-output load, with rise/fall times ≤1.5 ns at 5 pF load - validated for use in high-speed digital interfaces requiring deterministic timing alignment.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | 8 independent CMOS clock outputs (CLK0–CLK7) |
| Frequency range | 2.5 kHz to 200 MHz per output; 0 ppm synthesis error |
| Reference input | 25 or 27 MHz fundamental-mode AT-cut crystal only (no CLKIN or VC support) |
| Output voltage levels | Configurable per bank: 1.8 V, 2.5 V, or 3.3 V (VDDOA–VDDOD) |
| Period jitter | ≤95 ps pk-pk (all 8 outputs active, 20-QFN package) |
| Rise/fall time | ≤1.5 ns (20%–80%, CL = 5 pF, default high-drive mode) |
| Supply voltage | VDD core: 2.25–2.75 V or 3.0–3.6 V; independent VDDO rails |
Pinout & Package
SI5351A-B04691-GTR is housed in a 20-pin QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks datasheet Rev. 1.3, Section 10.1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| XA / XB | Crystal oscillator inputs | Accept 25/27 MHz AT-cut crystal; internal load capacitance selectable (0/6/8/10 pF) |
| SCL / SDA | I²C interface | Standard-mode (100 kbps) or fast-mode (400 kbps); 3.3 V tolerant with pull-up required |
| CLK0–CLK7 | Dedicated clock outputs | CMOS outputs with independent VDDOx supplies and programmable drive strength |
| VDDOA–VDDOD | Output buffer supplies | Four independent 1.8/2.5/3.3 V rails powering groups of two outputs each |
| VDD | Core logic supply | 2.25–2.75 V or 3.0–3.6 V; must power up before or simultaneously with VDDOx |
| OEB | Output enable (active-low) | Asynchronous global disable; outputs go high-impedance when asserted |
| CLKIN | External reference input | No-connect (not functional on SI5351A variant; pin reserved but unused) |
| VC | VCXO control voltage | No-connect (Si5351A lacks VCXO; pin is NC and must be left floating or grounded) |
Key Features
| Feature | Design Value |
|---|---|
| 8-output any-frequency synthesis | Generates eight independent, non-integer-related clocks up to 200 MHz from single crystal reference |
| I²C programmability | Full register configuration via standard I²C bus; no external programming hardware required |
| Glitchless frequency switching | Zero-cycle interruption during dynamic reconfiguration - essential for live clock domain transitions |
| Configurable spread spectrum | Per-output down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) to reduce EMI |
| Static phase offset control | 333 ps/step resolution enables fine-grained inter-clock alignment for timing-critical interfaces |
| Low-power operation | 27 mA typical supply current with all 8 outputs enabled at 3.3 V - optimized for battery-aware designs |
Applications
| Audio/Video Timing | Networking Equipment |
|---|---|
Use Scenario: Generating synchronized pixel clocks, audio sample rates (e.g., 44.1 kHz, 48 kHz, 96 kHz), and HDMI TMDS clocks in AV receivers and set-top boxes. IC Role / Device Role / Timing Role: Central clock source replacing multiple discrete oscillators and crystal buffers across analog/digital audio and video subsystems. Use Value: Eliminates board space and BOM cost of 4–6 individual crystals/oscillators while ensuring deterministic phase relationships between audio and video domains. |
Use Scenario: Providing reference clocks for Ethernet PHYs (25 MHz), USB 2.0 (48 MHz), and PCIe Gen 1 (100 MHz) in residential gateways and small-form-factor switches. IC Role / Device Role / Timing Role: Single-chip multi-frequency clock generator meeting PCIe Gen 1 jitter requirements (< 95 ps pk-pk) and USB timing tolerance. Use Value: Enables compact, fanless gateway designs with guaranteed jitter performance and no need for custom oscillator sourcing. |
| Printers & Scanners | Laser Range Finders |
Use Scenario: Driving image sensor readout, motor control PWM, and USB interface clocks in multifunction printers and document scanners. IC Role / Device Role / Timing Role: Replaces crystal + fanout buffer + programmable divider chain with one configurable IC supporting variable scan resolutions and speeds. Use Value: Reduces component count by ≥5 parts and simplifies firmware clock management across variable-speed imaging engines. |
Use Scenario: Supplying precise timing for time-of-flight (ToF) measurement circuits, ADC sampling, and laser diode pulsing in handheld laser rangefinders. IC Role / Device Role / Timing Role: Low-jitter, stable clock source for sub-nanosecond time interval measurement - critical for ±1 cm distance accuracy. Use Value: Achieves <95 ps period jitter at 100 MHz output, directly enabling 30 ps time resolution and consistent 1 cm ranging precision. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5351A-B-GM | Same Si5351A die, identical 8-output QFN-20 package, factory-unprogrammed (blank EEPROM) | No preloaded configuration; requires I²C initialization at boot | Select for designs needing full runtime flexibility and custom clock plans via firmware |
| Si5351B-B-GM | Includes functional VCXO (VC pin active), supports voltage-controlled tuning ±240 ppm at 3.3 V | Enables synchronization to external control loops (e.g., network timing recovery, frequency locking) | Choose when dynamic frequency adjustment or phase-locking to external references is required |
Compared with SI5351A-B04691-GTR, Si5351A-B-GM offers identical functionality but requires host MCU initialization, while Si5351B-B-GM adds VCXO capability for closed-loop timing control - making it suitable for applications demanding tunable output stability beyond fixed-crystal accuracy.
Availability
SI5351A-B04691-GTR is available at Aetrix Electronics and suitable for audio/video equipment, networking/communication devices, and laser range finders requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SI5351A-B04691-GTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, automotive, and industrial markets.
The SI5351A-B04691-GTR belongs to Skyworks' Si5351 family of programmable clock generators, engineered to replace multiple discrete timing components with a single configurable IC for cost-sensitive, space-constrained embedded systems.
FAQ
What is the reference clock requirement for SI5351A-B04691-GTR?
The SI5351A-B04691-GTR requires a 25 MHz or 27 MHz fundamental-mode AT-cut crystal connected to XA/XB pins. It does not accept external clock inputs (CLKIN is NC), nor does it support VCXO tuning (VC is NC). Internal load capacitance is configurable (0/6/8/10 pF), eliminating need for external caps in most cases. SI5351A-B04691-GTR relies solely on this crystal for all timing synthesis.
Does SI5351A-B04691-GTR support spread spectrum clocking?
Yes, SI5351A-B04691-GTR supports per-output spread spectrum clocking with selectable down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) modulation at 31.5 kHz nominal rate. This feature reduces electromagnetic interference in noise-sensitive applications like audio equipment and medical devices without affecting functional timing margins. Configuration is done via I²C register writes to SI5351A-B04691-GTR.
Can SI5351A-B04691-GTR generate PCIe Gen 1 compliant clocks?
Yes, SI5351A-B04691-GTR meets PCIe Gen 1 jitter specifications: period jitter ≤95 ps pk-pk and cycle-to-cycle jitter ≤90 ps pk under full 8-output load. Its low-noise PLL architecture, 0 ppm synthesis error, and configurable output drive strength ensure robust signal integrity at 100 MHz - the standard PCIe Gen 1 reference clock frequency. SI5351A-B04691-GTR has been validated for this use case in networking equipment designs.
What are the power supply requirements for SI5351A-B04691-GTR?
SI5351A-B04691-GTR requires two independent supply domains: VDD core (2.25–2.75 V or 3.0–3.6 V) and four VDDO rails (each 1.71–1.89 V, 2.25–2.75 V, or 3.0–3.6 V) for output buffers. Power sequencing mandates that all VDDO supplies power up before or simultaneously with VDD. Typical total supply current is 27 mA with all 8 outputs active at 3.3 V - SI5351A-B04691-GTR supports efficient mixed-voltage system integration.
Is SI5351A-B04691-GTR pin-compatible with other Si5351 variants?
SI5351A-B04691-GTR uses the 20-pin QFN (4×4 mm) package and shares identical pinout with Si5351A-B-GM and Si5351B-B-GM in the same package. However, pin functionality differs: CLKIN and VC are no-connect on SI5351A-B04691-GTR but active on Si5351B variants. PCB layout is mechanically compatible, but firmware and external circuitry must match the specific variant's capabilities. SI5351A-B04691-GTR is not a drop-in replacement for Si5351B without design review.
SI5351A-B04691-GTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5351A-B04691-GTR FAQ
1.How can I place an order for SI5351A-B04691-GTR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5351A-B04691-GTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5351A-B04691-GTR reliable?
The price and inventory of SI5351A-B04691-GTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351A-B04691-GTR is usually 5 days.
3.What payment methods are accepted for SI5351A-B04691-GTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351A-B04691-GTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5351A-B04691-GTR?
SI5351A-B04691-GTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5351A-B04691-GTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5351A-B04691-GTR?
For technical support, including SI5351A-B04691-GTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351A-B04691-GTR requirements.
6.How does Aetrix verify that SI5351A-B04691-GTR is sourced from the original manufacturer or authorized distributors?
All SI5351A-B04691-GTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351A-B04691-GTR meets industry standards.
7.What is the process for return or replacement of SI5351A-B04691-GTR?
All SI5351A-B04691-GTR units undergo pre-shipment inspection (PSI). If there is an issue with SI5351A-B04691-GTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5351A-B04691-GTR part is unused and in its original packaging.
Return procedure for SI5351A-B04691-GTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5351A-B04691-GTR Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
