Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5351A-B04757-GM

Name: SI5351A-B04757-GM
Brand: Skyworks Solutions Inc.
SKU: SI5351A-B04757-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5351A-B04757-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5351A-B04757-GM.pdf

Description:: I2C PROG, ANY FREQUENCY, ANY OUT

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,830

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5351A-B04757-GM from Skyworks Solutions is an I²C-programmable 8-output CMOS clock generator with integrated crystal oscillator, supporting free-running frequency synthesis from 2.5 kHz to 200 MHz per output, 0 ppm frequency error, <70 ps pk-pk period jitter (typ), and independent 1.8/2.5/3.3 V output supply rails - deployed in networking equipment, audio/video systems, and embedded timing replacement applications.

For engineers reviewing the SI5351A-B04757-GM datasheet, SI5351A-B04757-GM pinout, SI5351A-B04757-GM application, or SI5351A-B04757-GM equivalent, this page delivers verified package mapping (20-QFN), confirmed 8-output architecture, VCXO-free operation (Si5351A variant), I²C register-level configurability, and real-world jitter performance under full-output load conditions.

Technical Context

The SI5351A-B04757-GM implements a dual-PLL + eight independent MultiSynth fractional divider architecture, where PLL A multiplies a 25 or 27 MHz crystal reference to an intermediate high-frequency VCO signal, and each MultiSynth stage performs high-resolution division to generate exact output frequencies without integer constraints. It lacks VCXO circuitry (distinguishing it from Si5351B/C variants) and relies solely on the internal crystal oscillator for reference.

All eight outputs (CLK0–CLK7) are fully configurable via I²C registers for frequency, drive strength, rise/fall time, spread spectrum, phase offset, and enable control. Output buffers support HCSL-compatible swing and static phase alignment across outputs, with separate VDDOA–VDDOD pins enabling mixed-voltage domain interfacing (e.g., 1.8 V logic driving 3.3 V PHY clocks).

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	8 independent CMOS clock outputs (CLK0–CLK7)
Frequency range	2.5 kHz to 200 MHz per output; two unique frequencies >112.5 MHz allowed simultaneously
Frequency accuracy	0 ppm error - synthesized directly from crystal reference without rounding or approximation
Period jitter (pk-pk)	<70 ps typical (all 8 outputs active, 20-QFN package, default drive)
Core supply voltage	2.25–2.75 V or 3.0–3.6 V - supports dual-rail operation with independent output VDDO supplies
I²C interface	Standard/Fast Mode (100/400 kbps); supports register-level configuration and dynamic reprogramming
Crystal reference	25 MHz or 27 MHz AT-cut crystal only - no external CLKIN or VC input support

Pinout & Package

SI5351A-B04757-GM is housed in a 20-pin QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks datasheet Rev. 1.3, Section 10.1.

Pin/Terminal	Circuit Role	Design Meaning
XA, XB	Crysal oscillator inputs	Connects to 25/27 MHz AT-cut crystal; internal load capacitance selectable (0/6/8/10 pF)
SCL, SDA	I²C serial interface	Configures all registers including MultiSynth dividers, output enables, and spread spectrum settings
OEB	Output enable bar	Active-low global output disable; overrides individual CLKx enables
VDD, VDDOx (A–D)	Power supply rails	VDD = core logic (2.25–3.6 V); VDDOA–VDDOD = independent output buffer supplies (1.71–3.6 V each)
CLK0–CLK7	Dedicated clock outputs	CMOS outputs with programmable drive strength, rise/fall time, and static phase offset
GND, EPAD	Ground and thermal pad	EPAD must be soldered to PCB ground plane for thermal and electrical integrity

Key Features

Feature	Design Value
8-output any-frequency synthesis	Generates up to eight non-integer-related frequencies simultaneously (2.5 kHz–200 MHz), eliminating need for multiple discrete oscillators
0 ppm frequency error	Exact frequency generation via fractional MultiSynth dividers - no rounding or trimming required for target clock rates
Independent output voltage rails	VDDOA–VDDOD allow mixed-signal designs to drive 1.8 V FPGA banks, 2.5 V ASIC cores, and 3.3 V PHY interfaces from one device
Glitchless frequency switching	Hardware-supported seamless transition between frequencies without clock interruption or metastability
Programmable rise/fall time	Adjustable edge rates reduce EMI and match trace impedance - critical for high-speed clock distribution
Spread spectrum per output	Configurable down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) at 31.5 kHz modulation rate to lower peak EMI

Applications

Networking Switch Timing	Audio/Video Clocking
Use Scenario: Synchronizing packet processing, SerDes lanes, and management controllers in 1/10 GbE switches. IC Role / Device Role / Timing Role: Primary clock source generating 125 MHz (XAUI), 156.25 MHz (PCIe), 25 MHz (management), and 100 MHz (CPU bus) from single 27 MHz crystal. Use Value: Reduces BOM count by replacing four discrete oscillators; eliminates inter-clock skew via static phase offset tuning.	Use Scenario: Driving HDMI transmitter, audio codec, and video processor in set-top box with precise sample-rate alignment. IC Role / Device Role / Timing Role: Generates 27 MHz (HDMI TMDS), 24.576 MHz (audio I²S), 48 MHz (USB), and 33.333 MHz (video processing) with sub-333 ps phase step resolution. Use Value: Enables jitter-critical audio playback (<70 ps pk-pk) while maintaining HDMI compliance and eliminating ground-loop noise from multiple oscillators.
Embedded Instrumentation	Laser Range Finder
Use Scenario: Providing synchronized sampling clocks for ADCs, DACs, and FPGA logic in handheld test equipment. IC Role / Device Role / Timing Role: Delivers 100 MHz (FPGA fabric), 50 MHz (ADC sampling), 10 MHz (reference), and 1 MHz (control logic) with adjustable output delay for timing calibration. Use Value: Enables deterministic latency across signal chain via programmable per-output delay; supports reconfiguration via I²C during field updates.	Use Scenario: Timing laser pulse emission, echo detection window, and analog front-end sampling in compact rangefinders. IC Role / Device Role / Timing Role: Generates 125 MHz (ToF timer resolution), 25 MHz (ADC sampling), 40 MHz (laser driver), and 5 MHz (system control) from single low-cost crystal. Use Value: Achieves <1 ns timing precision for distance calculation; low power consumption (27 mA typ @ 8 outputs) extends battery life.

Networking Switch Timing

Audio/Video Clocking

Use Scenario: Synchronizing packet processing, SerDes lanes, and management controllers in 1/10 GbE switches.

IC Role / Device Role / Timing Role: Primary clock source generating 125 MHz (XAUI), 156.25 MHz (PCIe), 25 MHz (management), and 100 MHz (CPU bus) from single 27 MHz crystal.

Use Value: Reduces BOM count by replacing four discrete oscillators; eliminates inter-clock skew via static phase offset tuning.

Use Scenario: Driving HDMI transmitter, audio codec, and video processor in set-top box with precise sample-rate alignment.

IC Role / Device Role / Timing Role: Generates 27 MHz (HDMI TMDS), 24.576 MHz (audio I²S), 48 MHz (USB), and 33.333 MHz (video processing) with sub-333 ps phase step resolution.

Use Value: Enables jitter-critical audio playback (<70 ps pk-pk) while maintaining HDMI compliance and eliminating ground-loop noise from multiple oscillators.

Embedded Instrumentation

Laser Range Finder

Use Scenario: Providing synchronized sampling clocks for ADCs, DACs, and FPGA logic in handheld test equipment.

IC Role / Device Role / Timing Role: Delivers 100 MHz (FPGA fabric), 50 MHz (ADC sampling), 10 MHz (reference), and 1 MHz (control logic) with adjustable output delay for timing calibration.

Use Value: Enables deterministic latency across signal chain via programmable per-output delay; supports reconfiguration via I²C during field updates.

Use Scenario: Timing laser pulse emission, echo detection window, and analog front-end sampling in compact rangefinders.

IC Role / Device Role / Timing Role: Generates 125 MHz (ToF timer resolution), 25 MHz (ADC sampling), 40 MHz (laser driver), and 5 MHz (system control) from single low-cost crystal.

Use Value: Achieves <1 ns timing precision for distance calculation; low power consumption (27 mA typ @ 8 outputs) extends battery life.

Equivalent & Alternatives

The following parts are listed as comparable options for similar clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5351B-B-GM	Includes VCXO circuitry and VC pin; supports voltage-controlled tuning (±30 to ±240 ppm) and external CLKIN	Required when system needs frequency pulling (e.g., Ethernet synchronization, jitter cleanup) or external reference locking	Select SI5351A-B04757-GM for fixed-frequency, crystal-only designs; choose Si5351B-B-GM only if VCXO functionality is explicitly needed.
Si5341-A02889-GM	Higher-performance 10-output clock generator with <50 fs RMS jitter, JESD204B support, and integrated jitter cleaner	Targeted at RF data converters, 5G infrastructure, and high-speed serial links requiring ultra-low jitter	SI5351A-B04757-GM is cost-optimized for consumer/industrial timing; Si5341-A02889-GM adds complexity and cost for applications demanding sub-100 fs jitter.

Compared with Si5351B-B-GM, SI5351A-B04757-GM removes VCXO circuitry to reduce cost and layout complexity while retaining identical 8-output synthesis capability; compared with Si5341-A02889-GM, it trades ultra-low jitter and advanced features for broader frequency flexibility and simpler I²C configuration in cost-sensitive designs.

Availability

SI5351A-B04757-GM is available at Aetrix Electronics and suitable for networking switch timing, audio/video clocking, and embedded instrumentation requiring stable component supply, long-term manufacturability, and consistent parametric performance across production lots.

Supply support for SI5351A-B04757-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and wireless infrastructure technologies.

The Si5351 family was designed to replace crystals, crystal oscillators, and simple PLLs in cost-sensitive, space-constrained applications - delivering programmable multi-output timing with minimal external components and robust I²C configurability.

FAQ

What is the maximum number of simultaneous output frequencies supported by SI5351A-B04757-GM?

SI5351A-B04757-GM supports up to eight independent output frequencies. However, only two unique frequencies above 112.5 MHz may be generated simultaneously - for example, 125 MHz and 130 MHz can coexist, but adding a third >112.5 MHz frequency (e.g., 150 MHz) violates specification. Lower-frequency outputs face no such restriction.

Does SI5351A-B04757-GM support external clock input (CLKIN) or voltage-controlled tuning (VC)?

No. SI5351A-B04757-GM is the Si5351A variant and supports only a 25 or 27 MHz crystal reference via XA/XB pins. It lacks both CLKIN and VC pins - unlike Si5351B (VCXO) or Si5351C (external reference) variants. Its operation is strictly free-running and crystal-dependent.

What is the guaranteed period jitter performance of SI5351A-B04757-GM under full-load conditions?

Per Skyworks datasheet Rev. 1.3, Table 7, SI5351A-B04757-GM (20-QFN package, all 8 outputs active) exhibits ≤155 ps pk-pk period jitter (typical 70 ps) at default high-drive strength (50 Ω output impedance) and CL = 5 pF. This value is measured across 10,000 cycles and represents worst-case real-world frequency plans.

Can SI5351A-B04757-GM generate spread spectrum clocking on individual outputs?

Yes. SI5351A-B04757-GM supports per-output spread spectrum configuration: down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) at a fixed 31.5 kHz modulation rate. Each CLKx output can be independently enabled or disabled for SSC, allowing selective EMI reduction without affecting other timing domains.

What power supply configurations are supported for SI5351A-B04757-GM's output buffers?

SI5351A-B04757-GM provides four independent output supply rails: VDDOA (CLK0/CLK1), VDDOB (CLK2/CLK3), VDDOC (CLK4/CLK5), and VDDOD (CLK6/CLK7). Each accepts 1.71–1.89 V, 2.25–2.75 V, or 3.0–3.6 V - enabling mixed-voltage system interfacing without level shifters or external regulators.

SI5351A-B04757-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Strip

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5351A-B04757-GM FAQ

1.How can I place an order for SI5351A-B04757-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5351A-B04757-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5351A-B04757-GM reliable?

The price and inventory of SI5351A-B04757-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351A-B04757-GM is usually 5 days.

3.What payment methods are accepted for SI5351A-B04757-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351A-B04757-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5351A-B04757-GM?

SI5351A-B04757-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5351A-B04757-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5351A-B04757-GM?

For technical support, including SI5351A-B04757-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351A-B04757-GM requirements.

6.How does Aetrix verify that SI5351A-B04757-GM is sourced from the original manufacturer or authorized distributors?

All SI5351A-B04757-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351A-B04757-GM meets industry standards.

7.What is the process for return or replacement of SI5351A-B04757-GM?

All SI5351A-B04757-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5351A-B04757-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5351A-B04757-GM part is unused and in its original packaging.

Return procedure for SI5351A-B04757-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…