Skyworks Solutions Inc. SI5351A-B04760-GM
- Part No.:
- SI5351A-B04760-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5351A-B04760-GM.pdf
- Description:
- I2C PROG, ANY FREQUENCY, ANY OUT
- Quantity:
- Payment:

- Shipping:

Inventory:3,529
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5351A-B04760-GM from Skyworks Solutions is an I²C-programmable, 8-output CMOS clock generator with integrated crystal oscillator and VCXO functionality. It synthesizes up to eight independent, non-integer-related frequencies from 2.5 kHz to 200 MHz with 0 ppm frequency error, operates from a 25 or 27 MHz crystal, and supports configurable output voltages (1.8/2.5/3.3 V) for mixed-signal system clocking in networking and embedded instrumentation.
For engineers reviewing the SI5351A-B04760-GM datasheet, SI5351A-B04760-GM pinout, SI5351A-B04760-GM application, or SI5351A-B04760-GM equivalent, this device delivers precise multi-domain clock synthesis without external PLLs or discrete VCXOs-enabling compact, cost-sensitive timing solutions in residential gateways, laser range finders, and audio/video equipment where jitter-critical, programmable clock distribution is required.
Technical Context
The SI5351A-B04760-GM implements a dual-PLL architecture: PLL A accepts only the internal crystal (25/27 MHz), while PLL B is bypassed in Si5351A variants-eliminating VCXO control voltage (VC) dependency. Frequency synthesis uses high-resolution MultiSynth fractional dividers per output, enabling independent, glitchless frequency changes and static phase offset configuration.
It features separate VDD (2.5/3.3 V core) and VDDOx (1.8/2.5/3.3 V per output bank) supplies, supports spread spectrum on each output (±0.1–±1.5% deviation at 31.5 kHz), and provides < 70 ps pk-pk period jitter across all eight outputs under typical conditions with 5 pF load.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | 8 independent CMOS clock outputs (CLK0–CLK7) |
| Frequency range | 2.5 kHz to 200 MHz per output; two unique frequencies >112.5 MHz allowed simultaneously |
| Frequency accuracy | 0 ppm error-exact synthesis via fractional MultiSynth dividers, no trimming required |
| Period jitter | < 70 ps pk-pk (typical, all 8 outputs active, 5 pF load) |
| Core supply | 2.5 V or 3.3 V ±10%; independent VDDOx rails support mixed-voltage signaling |
| I²C interface | Standard/Fast mode (100/400 kbps); supports register-level configuration and real-time reprogramming |
| Crystal reference | 25 MHz or 27 MHz AT-cut crystal only; internal load capacitance selectable (0/6/8/10 pF) |
Pinout & Package
SI5351A-B04760-GM is housed in a 20-pin QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per Skyworks Si5351A 20-pin QFN specification (Rev. 1.3, Section 10.1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Core power supply | 2.5 V or 3.3 V input for logic and PLL core; must be powered before or concurrently with VDDOx rails |
| VDDOA–VDDOD | Output buffer supplies | Four independent 1.8/2.5/3.3 V rails-each powers two outputs (e.g., VDDOA → CLK0/CLK1) for level translation |
| CLK0–CLK7 | Differential-capable CMOS outputs | Configurable drive strength and rise/fall time; support HCSL-compatible swing when terminated |
| XA / XB | Cry stal oscillator inputs | Connect 25/27 MHz AT-cut crystal; internal load caps eliminate need for external capacitors in most cases |
| SCL / SDA | I²C serial interface | Two-wire bus for full register access, dynamic frequency updates, and spread spectrum control |
| OEB | Output enable bar | Active-low global output disable; allows synchronous clock gating without reconfiguration |
| VC | VCXO control voltage | No functional connection in SI5351A variant; must be tied to GND or left floating per datasheet guidance |
Key Features
| Feature | Design Value |
|---|---|
| 8-output any-frequency synthesis | Generates eight independent, non-harmonically related clocks up to 200 MHz-replaces multiple discrete oscillators in multi-clock-domain systems |
| 0 ppm frequency error | Eliminates calibration and trim components; enables deterministic timing in audio sampling, video pixel clocks, and PCIe Gen 1 applications |
| Glitchless frequency switching | Enables dynamic clock scaling during operation-critical for power-aware embedded instrumentation and adaptive communication links |
| Configurable spread spectrum | Reduces EMI peak emissions per output (selectable ±0.1–±1.5% deviation at 31.5 kHz)-supports FCC/CE compliance without added shielding |
| Independent output voltage rails | VDDOA–VDDOD allow simultaneous 1.8 V, 2.5 V, and 3.3 V CMOS outputs-simplifies interfacing with mixed-voltage FPGAs, SoCs, and ADCs |
Applications
| Audio/Video Timing | Laser Range Finder |
|---|---|
Use Scenario: Generating synchronized pixel clock (74.25 MHz), audio master clock (24.576 MHz), and HDMI TMDS clock (148.5 MHz) from a single 27 MHz crystal in a portable projector. IC Role / Device Role / Timing Role: Primary multi-domain clock source replacing three discrete oscillators and eliminating inter-clock skew. Use Value: Reduces BOM count and PCB area by 60%, while maintaining sub-70 ps jitter for artifact-free video rendering. | Use Scenario: Providing precise 125 MHz time-of-flight sampling clock and 48 MHz microcontroller system clock in a handheld laser distance meter. IC Role / Device Role / Timing Role: Low-jitter, programmable clock generator enabling high-resolution pulse-width measurement and deterministic MCU timing. Use Value: Achieves ±1 mm distance resolution using stable 125 MHz sampling clock with < 95 ps pk-pk period jitter. |
| Residential Gateway | Networking Equipment |
Use Scenario: Delivering 25 MHz Ethernet PHY clock, 33.333 MHz USB 2.0 clock, and 28.322 MHz VoIP codec clock in a DSL/cable gateway with shared 25 MHz crystal reference. IC Role / Device Role / Timing Role: Single-chip clock source for heterogeneous connectivity interfaces requiring independent, jitter-clean clocks. Use Value: Eliminates cross-talk between Ethernet and voice domains via isolated VDDOx rails and independent MultiSynth paths. | Use Scenario: Replacing legacy fanout buffers and discrete VCXOs in a 1U rack-mounted switch supporting 10/100/1000BASE-T with SGMII and RGMII interfaces. IC Role / Device Role / Timing Role: Programmable clock generator providing synchronous 125 MHz SGMII and asynchronous 25 MHz RGMII clocks from one device. Use Value: Enables field-upgradable clock plans via I²C without hardware change-reducing NRE and supporting multi-standard interoperability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5351B-B-GM | Includes functional VC pin and dual-PLL architecture; supports voltage-controlled tuning (±240 ppm pull range) and CLKIN reference | Required for applications needing synchronous clock locking to external references or analog tuning (e.g., frequency-agile radios) | Select Si5351B-B-GM only if VCXO functionality or external CLKIN synchronization is mandatory |
| Si5341-A06489-GM | Higher-performance 10-output clock generator with sub-100 fs RMS jitter, JESD204B support, and integrated jitter cleaner | Targeted at high-speed data converters and 5G infrastructure-not cost-optimized for consumer gateways or instrumentation | Choose Si5341-A06489-GM only for sub-100 fs jitter requirements or JESD204B compliance; otherwise SI5351A-B04760-GM offers optimal cost/performance balance |
Compared with Si5351B-B-GM and Si5341-A06489-GM, SI5351A-B04760-GM delivers best-in-class value for fixed-reference, multi-output clock generation-offering 8 outputs, 0 ppm synthesis, and < 70 ps jitter at lower cost and smaller footprint than higher-tier alternatives, without unnecessary VCXO complexity or over-spec'd jitter performance.
Availability
SI5351A-B04760-GM is available at Aetrix Electronics and suitable for residential gateways, laser range finders, and audio/video equipment requiring stable component supply, long-term production continuity, and I²C-field-programmable timing flexibility.
Supply support for SI5351A-B04760-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and precision analog components for communications, automotive, and industrial markets.
The Si5351 family was designed specifically for cost-sensitive, space-constrained applications requiring flexible, software-configurable clock generation-replacing crystals, oscillators, and discrete PLLs in consumer, networking, and instrumentation systems.
FAQ
What is the maximum number of unique frequencies above 112.5 MHz that SI5351A-B04760-GM can generate simultaneously?
The SI5351A-B04760-GM supports exactly two unique frequencies above 112.5 MHz at the same time-for example, 125 MHz on CLK0 and 130 MHz on CLK1. Additional outputs may replicate those frequencies (e.g., 125 MHz on CLK2–CLK3), but no third distinct frequency >112.5 MHz is permitted per Skyworks Rev. 1.3 specification. This constraint arises from internal PLL bandwidth and MultiSynth resource allocation in the SI5351A-B04760-GM.
Does SI5351A-B04760-GM require external load capacitors for its 25 MHz crystal?
No-SI5351A-B04760-GM integrates programmable internal load capacitance (0, 6, 8, or 10 pF) and is optimized for standard 6–12 pF-load 25 MHz or 27 MHz AT-cut crystals. External capacitors are only needed if the crystal requires >10 pF total load (e.g., 12 pF), in which case ≤2 pF additional capacitance may be added externally. The SI5351A-B04760-GM datasheet explicitly states internal load caps eliminate external components in most cases.
Can SI5351A-B04760-GM generate a 100 MHz clock with 50% duty cycle?
Yes-SI5351A-B04760-GM guarantees 45–55% duty cycle for output frequencies below 160 MHz when measured at VDD/2, including 100 MHz. This meets standard CMOS timing requirements for FPGA and microcontroller clock inputs. Duty cycle is maintained across temperature (–40°C to +85°C) and supply voltage (2.5 V or 3.3 V) per Table 7 in the official SI5351A-B04760-GM datasheet.
Is the VC pin used in SI5351A-B04760-GM, and how should it be handled?
No-the VC pin is not functional in SI5351A-B04760-GM, as it belongs to the Si5351B/C variants with VCXO capability. Per Skyworks documentation, the VC pin must be tied to GND or left unconnected (floating) in Si5351A designs. Leaving it floating is acceptable, but grounding prevents noise coupling and aligns with recommended layout practices for the SI5351A-B04760-GM.
What is the typical power consumption of SI5351A-B04760-GM when all eight outputs are enabled?
When all eight outputs are enabled, SI5351A-B04760-GM draws 27–45 mA from the core VDD supply (2.5 V or 3.3 V) and up to 5.6 mA per active output from its respective VDDOx rail (e.g., 8 × 5.6 mA = 44.8 mA total output current). Total system current depends on output count, drive strength, and VDDOx voltage-but core IDD remains within 27–45 mA as specified in Table 4 of the SI5351A-B04760-GM datasheet.
SI5351A-B04760-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Strip
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5351A-B04760-GM FAQ
1.How can I place an order for SI5351A-B04760-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5351A-B04760-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5351A-B04760-GM reliable?
The price and inventory of SI5351A-B04760-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351A-B04760-GM is usually 5 days.
3.What payment methods are accepted for SI5351A-B04760-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351A-B04760-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5351A-B04760-GM?
SI5351A-B04760-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5351A-B04760-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5351A-B04760-GM?
For technical support, including SI5351A-B04760-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351A-B04760-GM requirements.
6.How does Aetrix verify that SI5351A-B04760-GM is sourced from the original manufacturer or authorized distributors?
All SI5351A-B04760-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351A-B04760-GM meets industry standards.
7.What is the process for return or replacement of SI5351A-B04760-GM?
All SI5351A-B04760-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5351A-B04760-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5351A-B04760-GM part is unused and in its original packaging.
Return procedure for SI5351A-B04760-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5351A-B04760-GM Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
