Skyworks Solutions Inc. SI5351A-B05069-GM
- Part No.:
- SI5351A-B05069-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5351A-B05069-GM.pdf
- Description:
- I2C PROG, ANY FREQUENCY, ANY OUT
- Quantity:
- Payment:

- Shipping:

Inventory:3,579
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5351A-B05069-GM from Skyworks Solutions is an I²C-programmable 8-output CMOS clock generator with integrated crystal oscillator, generating free-running frequencies from 2.5 kHz to 200 MHz per output with 0 ppm synthesis error, low period jitter (<70 ps pk-pk), and independent 1.8/2.5/3.3 V output supply rails - used in residential gateways, audio/video equipment, and networking systems requiring multi-domain clocking.
For engineers reviewing the SI5351A-B05069-GM datasheet, SI5351A-B05069-GM pinout, SI5351A-B05069-GM application, or SI5351A-B05069-GM equivalent, key selection criteria include its 20-QFN-20 package, VCXO-free Si5351A variant identity, 8-output capability, 25/27 MHz crystal reference requirement, and I²C-configurable MultiSynth fractional divider architecture.
Technical Context
The SI5351A-B05069-GM implements a dual-PLL architecture with PLL A only (no VCXO or CLKIN support), driven exclusively by a 25 or 27 MHz crystal connected to XA/XB pins. Its eight outputs are synthesized via independent high-resolution MultiSynth fractional dividers, each capable of exact non-integer frequency generation up to 200 MHz.
It supports programmable rise/fall time control, static phase offset, glitchless frequency changes, and configurable spread spectrum on each output. Core logic operates at 2.5 or 3.3 V, while output buffers are independently powered at 1.8, 2.5, or 3.3 V - enabling level translation across mixed-voltage system domains without external level shifters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Outputs | 8 independent CMOS clock outputs (CLK0–CLK7) |
| Frequency Range | 2.5 kHz to 200 MHz per output; two unique frequencies >112.5 MHz allowed simultaneously |
| Reference Input | 25 or 27 MHz fundamental-mode AT-cut crystal only (no VC or CLKIN support) |
| Period Jitter | <70 ps pk-pk (all 8 outputs active, default drive strength) |
| Supply Voltages | Core VDD: 2.25–2.75 V or 3.0–3.6 V; Output VDDOx: 1.71–1.89 V, 2.25–2.75 V, or 3.0–3.6 V |
| I²C Interface | Standard/Fast mode (100/400 kbps); address selectable via A0 pin |
| Package | 20-pin QFN (4 mm × 4 mm, 0.5 mm pitch, exposed thermal pad) |
Pinout & Package
SI5351A-B05069-GM is housed in a 20-pin QFN (4 mm × 4 mm) with exposed thermal pad. Pin functions align with the Si5351A 20-pin QFN configuration per Skyworks datasheet Rev. 1.3, Section 10.1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (XA) | Crytal input (oscillator node A) | Connects to one terminal of 25/27 MHz crystal; internal load capacitance selectable (0/6/8/10 pF) |
| 2 (XB) | Crytal input (oscillator node B) | Connects to other crystal terminal; forms Pierce oscillator with internal inverter and bias circuit |
| 3 (SCL) | I²C clock input | Open-drain input; requires external pull-up; supports 100/400 kbps standard/fast mode |
| 4 (SDA) | I²C data bidirectional | Open-drain I/O; shares bus with SCL; address bit A0 configured via this pin at power-up |
| 5 (OEB) | Output enable bar | Active-low global output disable; pulls all CLK outputs to logic low when asserted |
| 6–13 (CLK0–CLK7) | CMOS clock outputs | Eight independent buffered outputs; each with programmable drive strength, rise/fall time, and spread spectrum |
| 14 (VDDOA) | Output supply A | Provides voltage for CLK0/CLK1; supports 1.8/2.5/3.3 V level translation |
| 15 (VDDOB) | Output supply B | Provides voltage for CLK2/CLK3; independent of VDDOA and VDDOC |
| 16 (VDDOC) | Output supply C | Provides voltage for CLK4/CLK5; enables mixed-voltage clock domain interfacing |
| 17 (VDDOD) | Output supply D | Provides voltage for CLK6/CLK7; decoupled from core VDD for noise isolation |
| 18 (VDD) | Core supply | Supplies PLL, logic, and MultiSynth circuits; must be powered before or concurrently with VDDOx rails |
| 19 (GND) | Digital ground | Primary reference for core logic and I²C interface; tied to exposed thermal pad |
| 20 (GND) | Power ground | Reference for output buffers; separate GND connection recommended for optimal jitter performance |
Key Features
| Feature | Design Value |
|---|---|
| 0 ppm frequency synthesis error | Exact output frequencies generated via fractional MultiSynth dividers - eliminates need for multiple crystals or custom oscillators |
| Independent output voltage supplies (VDDOA–D) | Enables simultaneous generation of 1.8 V, 2.5 V, and 3.3 V CMOS clocks on same device for mixed-voltage SoC interfaces |
| Configurable spread spectrum per output | Reduces EMI in dense PCB layouts by applying selectable down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) modulation |
| Glitchless frequency reprogramming | Allows dynamic clock rate changes during operation without output glitches or phase discontinuities - critical for adaptive systems |
| Static phase offset control | Per-output phase adjustment in 333 ps steps enables precise timing alignment across multiple clock domains (e.g., ADC/DAC sampling sync) |
Applications
| Residential Gateway Timing | Audio/Video Clock Synthesis |
|---|---|
Use Scenario: Generating synchronized clocks for Ethernet PHY, Wi-Fi SoC, and USB 2.0 controller in a single-box broadband router. IC Role / Device Role / Timing Role: Replaces four discrete crystals (25 MHz, 40 MHz, 125 MHz, 48 MHz) with one programmable source delivering exact frequencies and static phase alignment. Use Value: Reduces BOM count, PCB area, and layout complexity while enabling firmware-tunable clock rates for future protocol upgrades. | Use Scenario: Providing master clocks for HDMI transmitter, SPDIF receiver, and audio codec in a streaming media player. IC Role / Device Role / Timing Role: Delivers 74.25 MHz (HDMI pixel), 24.576 MHz (audio sample), and 48 MHz (USB audio) simultaneously with <70 ps jitter. Use Value: Eliminates inter-clock interference and meets HDMI CTS jitter requirements without external jitter cleaners. |
| Laser Range Finder Synchronization | Industrial Networking Switch |
Use Scenario: Timing laser pulse emission, time-of-flight measurement, and ADC sampling in a handheld distance meter. IC Role / Device Role / Timing Role: Generates 125 MHz high-speed sampling clock and 28.322 MHz modulation clock with deterministic phase relationship. Use Value: Enables sub-millimeter distance resolution via precise inter-clock phase control and low-cycle-to-cycle jitter (≤90 ps pk). | Use Scenario: Supplying reference clocks to multiple Gigabit Ethernet PHYs and a packet processor in a managed switch. IC Role / Device Role / Timing Role: Provides eight 125 MHz clocks with individual spread spectrum control to meet FCC Class B emissions limits per port. Use Value: Avoids costly board-level shielding and allows compact, fanless enclosure design through per-output EMI suppression. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5351A-B-GM | Same Si5351A variant, identical 8-output 20-QFN package and crystal-only architecture; differs only in factory programming state (blank vs. preprogrammed) | No functional difference in hardware capability; SI5351A-B05069-GM includes custom ClockBuilder Pro configuration stored in on-chip NVM | Select SI5351A-B05069-GM when factory-loaded configuration reduces firmware initialization overhead and ensures consistent startup behavior. |
| Si5351B-B-GM | Includes VCXO and supports voltage-controlled tuning (0–VDD VC input); adds CLKIN option and wider pull range (±240 ppm) | Required where system-level frequency stability must track external control voltage (e.g., telecom line cards with holdover recovery) | Choose Si5351B-B-GM only if VCXO functionality is needed; SI5351A-B05069-GM lacks VC/CLKIN pins and cannot be retrofitted. |
Compared with Si5351A-B-GM, SI5351A-B05069-GM offers guaranteed out-of-box operation with preloaded configuration, while Si5351B-B-GM provides essential VCXO capability at the cost of higher component cost and design complexity - making SI5351A-B05069-GM optimal for fixed-frequency, crystal-replacement applications demanding zero-configuration reliability.
Availability
SI5351A-B05069-GM is available at Aetrix Electronics and suitable for residential gateways, audio/video equipment, and industrial networking switches requiring stable component supply, long-term lifecycle support, and guaranteed factory-programmed configuration integrity.
Supply support for SI5351A-B05069-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management technologies.
The Si5351A-B05069-GM belongs to Skyworks' Si5351 family of I²C-programmable clock generators designed specifically to replace multiple crystals, oscillators, and PLLs in cost-sensitive, space-constrained consumer and networking applications.
FAQ
What is the reference clock requirement for SI5351A-B05069-GM?
The SI5351A-B05069-GM requires a 25 MHz or 27 MHz fundamental-mode AT-cut crystal connected across XA and XB pins. It does not accept external clock inputs (CLKIN) or voltage-controlled tuning (VC), as it is the Si5351A variant - confirmed by Skyworks datasheet Rev. 1.3, Table 1 and Section 4.1.1. No VCXO or CLKIN functionality is present in SI5351A-B05069-GM.
Does SI5351A-B05069-GM support spread spectrum clocking?
Yes, SI5351A-B05069-GM supports configurable spread spectrum on each of its eight outputs. Down-spread (–0.1% to –2.5%) and center-spread (±0.1% to ±1.5%) modes are selectable per output via I²C register writes, as specified in Skyworks datasheet Rev. 1.3, Table 5 and Section 4.4. This feature reduces electromagnetic interference without affecting functional timing margins.
What is the maximum number of unique high-frequency outputs supported by SI5351A-B05069-GM?
SI5351A-B05069-GM supports up to two unique output frequencies above 112.5 MHz simultaneously (e.g., 125 MHz and 130 MHz), as defined in Skyworks datasheet Rev. 1.3, Table 7 Note 1. Multiple copies of the same high-frequency signal (e.g., four 125 MHz outputs) are permitted, but three distinct frequencies >112.5 MHz violate internal resource allocation.
Can SI5351A-B05069-GM generate sub-1 MHz clock frequencies?
Yes, SI5351A-B05069-GM can generate frequencies as low as 2.5 kHz using its integer division stage after MultiSynth synthesis, per Skyworks datasheet Rev. 1.3, Table 7. This enables direct replacement of low-frequency RTC or microcontroller watchdog clocks without external dividers.
Is SI5351A-B05069-GM pin-compatible with other Si5351 variants in the 20-QFN package?
Yes, SI5351A-B05069-GM uses the identical 20-pin QFN (4 mm × 4 mm) footprint and pinout as all Si5351A/B/C 20-QFN variants per Skyworks datasheet Rev. 1.3, Section 10.1. However, unused pins (e.g., VC, CLKIN) must remain unconnected or tied to appropriate voltages per variant-specific guidelines - SI5351A-B05069-GM leaves VC and CLKIN pins NC.
SI5351A-B05069-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Strip
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5351A-B05069-GM FAQ
1.How can I place an order for SI5351A-B05069-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5351A-B05069-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5351A-B05069-GM reliable?
The price and inventory of SI5351A-B05069-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351A-B05069-GM is usually 5 days.
3.What payment methods are accepted for SI5351A-B05069-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351A-B05069-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5351A-B05069-GM?
SI5351A-B05069-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5351A-B05069-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5351A-B05069-GM?
For technical support, including SI5351A-B05069-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351A-B05069-GM requirements.
6.How does Aetrix verify that SI5351A-B05069-GM is sourced from the original manufacturer or authorized distributors?
All SI5351A-B05069-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351A-B05069-GM meets industry standards.
7.What is the process for return or replacement of SI5351A-B05069-GM?
All SI5351A-B05069-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5351A-B05069-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5351A-B05069-GM part is unused and in its original packaging.
Return procedure for SI5351A-B05069-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5351A-B05069-GM Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
