Skyworks Solutions Inc. SI5351A-B05570-GT
- Part No.:
- SI5351A-B05570-GT
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5351A-B05570-GT.pdf
- Description:
- I2C PROG, ANY FREQUENCY, ANY OUT
- Quantity:
- Payment:

- Shipping:

Inventory:1,191
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5351A-B05570-GT from Skyworks Solutions is an I²C-programmable, 8-output CMOS clock generator with integrated VCXO, generating free-running frequencies from 2.5 kHz to 200 MHz per output with 0 ppm synthesis error. It replaces crystals, crystal oscillators, and discrete VCXOs in cost-sensitive embedded timing applications using a single 25 or 27 MHz AT-cut crystal reference.
For engineers reviewing the SI5351A-B05570-GT datasheet, SI5351A-B05570-GT pinout, SI5351A-B05570-GT application, or SI5351A-B05570-GT equivalent, this device supports independent output voltage supplies (1.8/2.5/3.3 V), glitchless frequency changes, programmable rise/fall times, static phase offset, and spread spectrum control - all configurable via standard-mode or fast-mode I²C.
Technical Context
The SI5351A-B05570-GT implements a dual-PLL architecture: PLL A accepts only the internal 25/27 MHz crystal oscillator (no CLKIN or VC support), while PLL B is disabled in Si5351A variants. Frequency synthesis uses high-resolution MultiSynth fractional dividers downstream of PLL A to generate up to eight independent output clocks.
All outputs derive from a single PLL source, enabling precise inter-output phase relationships and static phase offset configuration. The device lacks VCXO tuning capability - confirmed by datasheet Table 5 (VCXO specs labeled "Si5351B Only") and functional block diagrams showing no VC pin connection in Si5351A configurations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Outputs | 8 independent CMOS clock outputs (CLK0–CLK7) |
| Frequency Range | 2.5 kHz to 200 MHz per output; only two unique frequencies >112.5 MHz simultaneously |
| Frequency Accuracy | 0 ppm synthesis error (exact fractional divider-based generation) |
| Output Jitter | <70 ps pk-pk period jitter (typical, all outputs active, 20-QFN package) |
| Supply Voltages | Core VDD: 2.5 V or 3.3 V; Output VDDOx: 1.8 V, 2.5 V, or 3.3 V (independent per bank) |
| I²C Interface | Standard-mode (100 kbps) and fast-mode (400 kbps); 7-bit address with A0 pin option |
| Reference Input | Internal 25 or 27 MHz AT-cut crystal only (no CLKIN or VC pins used) |
Pinout & Package
SI5351A-B05570-GT is housed in a 20-pin QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per Skyworks datasheet Section 10.1 (Si5351A 20-pin QFN).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| XA, XB | Crystal oscillator input | Connects to 25 or 27 MHz AT-cut crystal; internal load capacitance selectable (0/6/8/10 pF) |
| CLK0–CLK7 | CMOS clock outputs | Eight configurable outputs; each assigned to VDDOA–VDDOD supply banks for level translation |
| VDDOA–VDDOD | Output buffer supply rails | Four independent 1.8/2.5/3.3 V supplies - one per pair of outputs (CLK0/1, CLK2/3, etc.) |
| VDD | Core logic supply | 2.5 V or 3.3 V core power; must be powered before or concurrently with VDDOx rails |
| SCL, SDA | I²C interface | Standard bidirectional I²C bus; supports 100/400 kbps; A0 pin selects LSB of I²C address |
| OEB | Output enable bar | Active-low global output disable; synchronous assertion prevents glitches on enabled outputs |
| NC | No connect | Pins 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 - not bonded; must be left floating or grounded per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| 8-output CMOS clock generation | Replaces up to eight discrete crystals or oscillators with single-footprint timing solution |
| 0 ppm frequency synthesis error | Eliminates need for trimming or calibration; enables deterministic clock domain alignment |
| Independent output voltage supplies | Supports mixed-voltage system interfaces (e.g., 1.8 V FPGA core + 3.3 V peripheral bus) without external level shifters |
| Glitchless frequency reprogramming | Enables dynamic clock scaling during operation without disrupting downstream logic states |
| Configurable spread spectrum | Reduces EMI peak emissions by ±0.1% to ±1.5% center-spread at 31.5 kHz modulation rate |
| Static phase offset control | Allows fine-grained inter-clock timing alignment (333 ps/step resolution) for setup/hold optimization |
Applications
| Audio/Video Timing | Networking Equipment |
|---|---|
Use Scenario: Generating synchronized pixel clock (74.25 MHz), audio master clock (24.576 MHz), and HDMI TMDS clock (148.5 MHz) in AV receivers and set-top boxes. IC Role / Device Role / Timing Role: Single-chip multi-domain clock source replacing three discrete oscillators with precise inter-clock phase relationships. Use Value: Reduces board space by >60%, eliminates inter-device skew, and enables dynamic resync via I²C without hardware changes. | Use Scenario: Providing reference clocks for Ethernet PHYs (25 MHz), PCIe Gen1 root complex (100 MHz), and management controller (33.333 MHz) in residential gateways. IC Role / Device Role / Timing Role: Centralized clock hub delivering isolated, jitter-optimized frequencies to heterogeneous subsystems. Use Value: Meets PCIe Gen1 jitter spec (<100 ps pk-pk) while supporting simultaneous 25/33.333/100 MHz outputs from one device. |
| Industrial Instrumentation | Laser Rangefinding |
Use Scenario: Driving ADC sampling (28.322 MHz), FPGA logic clock (48 MHz), and display refresh (33.333 MHz) in handheld test meters. IC Role / Device Role / Timing Role: Low-power, battery-compatible clock generator with programmable drive strength and rise/fall control. Use Value: Achieves <45 mA total supply current (8 outputs enabled) at 3.3 V, extending runtime while maintaining sub-100 ps jitter. | Use Scenario: Generating time-of-flight measurement clock (125 MHz) and laser pulse trigger (48 MHz) with deterministic phase alignment in portable rangefinders. IC Role / Device Role / Timing Role: High-accuracy, low-jitter clock source enabling picosecond-level time interval resolution. Use Value: Delivers 40 ps typical period jitter (125 MHz output), directly improving distance measurement precision by ~6 mm at 100 m range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5351A-B-GM | Same Si5351A core, 20-QFN package, but factory-unprogrammed (blank EEPROM); requires external I²C configuration at power-up | No preloaded frequency plan; suitable for designs requiring field-updatable or variable clocking schemes | Select SI5351A-B05570-GT when factory-programmed, production-ready timing is required; choose Si5351A-B-GM for flexible, software-defined clocking. |
| Si5351B-B-GM | Includes VCXO functionality (VC pin, tunable pull range ±240 ppm) and dual-PLL architecture; same 20-QFN package and 8-output capability | Supports voltage-controlled synchronization to external references or jitter reduction via VCXO loop; not available in Si5351A | Choose Si5351B-B-GM when system-level frequency pulling or lock-to-reference operation is needed; SI5351A-B05570-GT is optimal for fixed-frequency, crystal-replacement use cases. |
Compared with Si5351A-B-GM and Si5351B-B-GM, SI5351A-B05570-GT provides guaranteed factory-programmed operation out-of-box, eliminating boot-time I²C initialization overhead and ensuring deterministic startup timing - critical for systems requiring immediate clock availability after power-on.
Availability
SI5351A-B05570-GT is available at Aetrix Electronics and suitable for audio/video equipment, networking/communication infrastructure, and industrial instrumentation requiring stable component supply and guaranteed factory-programmed timing behavior.
Supply support for SI5351A-B05570-GT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs.
The Si5351 family is designed for cost-sensitive, space-constrained embedded systems needing flexible, multi-output clock generation - specifically targeting crystal and oscillator replacement in consumer, industrial, and communications equipment.
FAQ
What is the factory-programmed configuration of the SI5351A-B05570-GT?
The SI5351A-B05570-GT is preconfigured at Skyworks to deliver eight specific output frequencies optimized for common multi-clock applications. Configuration data is stored in nonvolatile EEPROM and loads automatically at power-up, eliminating the need for external I²C programming during system boot. This ensures deterministic timing behavior from the first clock edge.
Does the SI5351A-B05570-GT support external clock input (CLKIN) or voltage-controlled tuning (VC)?
No. The SI5351A-B05570-GT is based on the Si5351A variant, which supports only the internal 25 or 27 MHz crystal oscillator (XA/XB) as its timing reference. It does not include CLKIN or VC pins, nor does it implement VCXO functionality - those features are exclusive to Si5351B and Si5351C variants per Skyworks datasheet Rev. 1.3.
What package type and pin count does the SI5351A-B05570-GT use?
The SI5351A-B05570-GT uses a 20-pin QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad, matching the Si5351A 20-pin QFN footprint defined in Skyworks datasheet Section 10.1. This package supports all eight outputs and independent VDDO supply rails.
Can the SI5351A-B05570-GT generate frequencies above 112.5 MHz on multiple outputs simultaneously?
Yes, but only two *unique* frequencies above 112.5 MHz may be generated simultaneously (e.g., 125 MHz and 130 MHz). Multiple outputs may replicate the same high-frequency signal (e.g., four outputs at 125 MHz), but a third distinct frequency >112.5 MHz is prohibited by the MultiSynth architecture as documented in Skyworks datasheet Table 7 note 1.
How does the SI5351A-B05570-GT achieve 0 ppm frequency error?
The SI5351A-B05570-GT achieves 0 ppm synthesis error through exact fractional division of its 25 or 27 MHz crystal reference using high-resolution MultiSynth dividers. Unlike PLL-based synthesizers with integer-N limitations or analog VCXOs subject to drift, this digital method produces mathematically precise output frequencies without rounding or approximation - verified across its full 2.5 kHz–200 MHz range.
SI5351A-B05570-GT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5351A-B05570-GT FAQ
1.How can I place an order for SI5351A-B05570-GT through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5351A-B05570-GT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5351A-B05570-GT reliable?
The price and inventory of SI5351A-B05570-GT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351A-B05570-GT is usually 5 days.
3.What payment methods are accepted for SI5351A-B05570-GT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351A-B05570-GT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5351A-B05570-GT?
SI5351A-B05570-GT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5351A-B05570-GT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5351A-B05570-GT?
For technical support, including SI5351A-B05570-GT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351A-B05570-GT requirements.
6.How does Aetrix verify that SI5351A-B05570-GT is sourced from the original manufacturer or authorized distributors?
All SI5351A-B05570-GT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351A-B05570-GT meets industry standards.
7.What is the process for return or replacement of SI5351A-B05570-GT?
All SI5351A-B05570-GT units undergo pre-shipment inspection (PSI). If there is an issue with SI5351A-B05570-GT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5351A-B05570-GT part is unused and in its original packaging.
Return procedure for SI5351A-B05570-GT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5351A-B05570-GT Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
