Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5351A-B05928-GT

Name: SI5351A-B05928-GT
Brand: Skyworks Solutions Inc.
SKU: SI5351A-B05928-GT
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5351A-B05928-GT

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5351A-B05928-GT.pdf

Description:: I2C PROG, ANY FREQUENCY, ANY OUT

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,388

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5351A-B05928-GT from Skyworks Solutions is an I²C-programmable 8-output CMOS clock generator with integrated VCXO, generating free-running and synchronous clocks from 2.5 kHz to 200 MHz per output with 0 ppm frequency error. It replaces crystals, crystal oscillators, and discrete VCXOs in cost-sensitive embedded timing applications using a single 25 or 27 MHz crystal reference.

For engineers reviewing the SI5351A-B05928-GT datasheet, SI5351A-B05928-GT pinout, SI5351A-B05928-GT application, or SI5351A-B05928-GT equivalent, key selection considerations include its 20-QFN package, 8 independent CMOS outputs with programmable rise/fall time and static phase offset, VCXO tuning range (±240 ppm at 3.3 V), and support for spread spectrum on each output.

Technical Context

The SI5351A-B05928-GT implements a dual-PLL architecture with PLL A (SSC-capable) and PLL B (VCXO-based), feeding eight independent MultiSynth fractional dividers. Each output supports configurable drive strength, voltage level (1.8/2.5/3.3 V), and spread-spectrum modulation (down-spread up to –2.5% or center-spread ±1.5%).

It accepts only a fixed-frequency crystal (25 or 27 MHz) at XA/XB pins-no CLKIN or external VC input-making it functionally identical to the Si5351A variant. Its VCXO functionality is disabled; all outputs are free-running with zero ppm synthesis error relative to the crystal reference.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	8 independent CMOS clock outputs (CLK0–CLK7)
Frequency range	2.5 kHz to 200 MHz per output; two unique frequencies >112.5 MHz allowed simultaneously
Frequency accuracy	0 ppm error vs. crystal reference; no long-term drift compensation required
Jitter (period, pk-pk)	< 70 ps typical (all 8 outputs active, 20-QFN package)
Supply voltages	Core VDD: 2.5 V or 3.3 V; Output VDDO: independently configurable per bank (1.8/2.5/3.3 V)
Crystal reference	25 MHz or 27 MHz AT-cut crystal only; internal load capacitance selectable (0/6/8/10 pF)
I²C interface	Standard/Fast mode (100/400 kbps); supports register-level configuration and real-time frequency reprogramming

Pinout & Package

SI5351A-B05928-GT is housed in a 20-pin QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions align with the Si5351A 20-QFN variant per Skyworks datasheet Section 10.1.

Pin/Terminal	Circuit Role	Design Meaning
XA, XB	Crystal oscillator input	Connects to 25/27 MHz AT-cut crystal; internal load caps configurable
SCL, SDA	I²C serial interface	Configures registers, enables dynamic frequency changes without reset
OEB	Output enable (active-low)	Global disable of all clock outputs; low-power standby when asserted
VDD, VDDOA–VDDOD	Power supply rails	VDD = core logic; VDDOA–D = independent output banks (1.8/2.5/3.3 V)
CLK0–CLK7	CMOS clock outputs	Eight fully independent outputs; each supports rise/fall time control and static phase offset
GND, EPAD	Ground and thermal pad	EPAD must be soldered to PCB ground plane for thermal and electrical integrity

Key Features

Feature	Design Value
8-output any-frequency synthesis	Generates up to eight non-integer-related frequencies simultaneously (2.5 kHz–200 MHz) with zero ppm error
Per-output spread spectrum	Independent down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) on each CLKx output to reduce EMI
Programmable output drive	Rise/fall time adjustable per output; default 50 Ω impedance ensures clean signal integrity into 5 pF loads
Static phase offset control	Adjustable phase step resolution of 333 ps per step enables precise inter-clock alignment for timing-critical interfaces
Glitchless frequency switching	Real-time I²C reprogramming changes output frequency without clock interruption or metastability

Applications

Audio/Video Timing	Networking Equipment
Use Scenario: Generating synchronized pixel clocks (74.25 MHz), audio master clocks (24.576 MHz), and HDMI TMDS clocks (125 MHz) in AV receivers and set-top boxes. IC Role / Device Role / Timing Role: Single-chip multi-domain clock source replacing multiple discrete oscillators and buffers. Use Value: Eliminates board space and BOM cost of 4–6 separate crystals/oscillators while ensuring deterministic phase relationships between video and audio domains.	Use Scenario: Providing Ethernet PHY reference clocks (25 MHz), USB 3.0 SS clock (100 MHz), and PCIe Gen1 REFCLK (100 MHz) in residential gateways and SOHO switches. IC Role / Device Role / Timing Role: Free-running clock generator delivering jitter-compliant references to multiple high-speed serial interfaces. Use Value: Meets PCIe Gen1 jitter spec (< 155 ps pk-pk) and USB 3.0 SSC requirements with per-output spread spectrum control.
Laser Range Finder	Industrial Handheld Instrumentation
Use Scenario: Driving time-of-flight (ToF) measurement circuitry requiring precise 27 MHz sampling clock and 48 MHz system clock with sub-nanosecond phase alignment. IC Role / Device Role / Timing Role: Low-jitter, phase-controllable clock source for high-resolution time interval analysis. Use Value: 333 ps phase step resolution enables calibration of propagation delays across sensor channels, improving distance measurement accuracy.	Use Scenario: Supplying ADC sampling clock (33.333 MHz), microcontroller core clock (48 MHz), and display refresh clock (28.322 MHz) in portable test meters and data loggers. IC Role / Device Role / Timing Role: Ultra-low-power, crystal-replacement clock generator operating from single 3.3 V rail. Use Value: Typical 27 mA core current (8 outputs enabled) extends battery life versus discrete oscillator solutions; 2.5 V operation supported for mixed-voltage systems.

Audio/Video Timing

Networking Equipment

Use Scenario: Generating synchronized pixel clocks (74.25 MHz), audio master clocks (24.576 MHz), and HDMI TMDS clocks (125 MHz) in AV receivers and set-top boxes.

IC Role / Device Role / Timing Role: Single-chip multi-domain clock source replacing multiple discrete oscillators and buffers.

Use Value: Eliminates board space and BOM cost of 4–6 separate crystals/oscillators while ensuring deterministic phase relationships between video and audio domains.

Use Scenario: Providing Ethernet PHY reference clocks (25 MHz), USB 3.0 SS clock (100 MHz), and PCIe Gen1 REFCLK (100 MHz) in residential gateways and SOHO switches.

IC Role / Device Role / Timing Role: Free-running clock generator delivering jitter-compliant references to multiple high-speed serial interfaces.

Use Value: Meets PCIe Gen1 jitter spec (< 155 ps pk-pk) and USB 3.0 SSC requirements with per-output spread spectrum control.

Laser Range Finder

Industrial Handheld Instrumentation

Use Scenario: Driving time-of-flight (ToF) measurement circuitry requiring precise 27 MHz sampling clock and 48 MHz system clock with sub-nanosecond phase alignment.

IC Role / Device Role / Timing Role: Low-jitter, phase-controllable clock source for high-resolution time interval analysis.

Use Value: 333 ps phase step resolution enables calibration of propagation delays across sensor channels, improving distance measurement accuracy.

Use Scenario: Supplying ADC sampling clock (33.333 MHz), microcontroller core clock (48 MHz), and display refresh clock (28.322 MHz) in portable test meters and data loggers.

IC Role / Device Role / Timing Role: Ultra-low-power, crystal-replacement clock generator operating from single 3.3 V rail.

Use Value: Typical 27 mA core current (8 outputs enabled) extends battery life versus discrete oscillator solutions; 2.5 V operation supported for mixed-voltage systems.

Equivalent & Alternatives

The following parts are listed as comparable options for similar clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5351A-B-GM	Same Si5351A die, 20-QFN package, factory-unprogrammed; requires external I²C configuration at power-up	No preloaded frequency plan; design flexibility for custom clock trees but requires firmware initialization	Select SI5351A-B05928-GT when factory-programmed 8-output configuration is required out-of-box
Si5351B-B-GM	Includes functional VCXO (VC pin active); supports voltage-controlled tuning ±240 ppm at 3.3 V	Enables synchronization to external control loops (e.g., PLL lock to network clock); SI5351A-B05928-GT lacks VC pin functionality	Choose SI5351B-B-GM only if voltage-controlled frequency adjustment is required; SI5351A-B05928-GT is strictly free-running

Compared with Si5351A-B-GM, SI5351A-B05928-GT delivers immediate operation with preconfigured frequencies, reducing firmware boot dependency; compared with Si5351B-B-GM, it omits VCXO capability but achieves lower jitter stability by eliminating analog tuning path noise coupling.

Availability

SI5351A-B05928-GT is available at Aetrix Electronics and suitable for audio/video equipment, networking/communication devices, and industrial handheld instrumentation requiring stable component supply and guaranteed factory-programmed timing behavior.

Supply support for SI5351A-B05928-GT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.

The Si5351 family is designed as a highly flexible, low-cost clock generator platform for replacing discrete timing components in cost-sensitive embedded systems where programmability, multi-output capability, and small footprint are critical.

FAQ

What is the exact crystal frequency requirement for SI5351A-B05928-GT?

The SI5351A-B05928-GT requires a 25 MHz or 27 MHz fundamental-mode AT-cut crystal connected to XA/XB pins. Internal load capacitance is configurable (0/6/8/10 pF); crystals with 12 pF load requirement need ≤2 pF external capacitance added. No other crystal frequencies are supported.

Does SI5351A-B05928-GT support external clock input (CLKIN) or VC tuning?

No. SI5351A-B05928-GT is a Si5351A variant and uses only the internal crystal oscillator (XTAL) as its timing reference. CLKIN and VC pins are not functional; the device operates exclusively in free-running mode with zero ppm synthesis error relative to the crystal.

How many unique high-frequency outputs can SI5351A-B05928-GT generate above 112.5 MHz?

SI5351A-B05928-GT supports exactly two unique frequencies above 112.5 MHz simultaneously (e.g., 125 MHz on CLK0 and 130 MHz on CLK1). Additional outputs above 112.5 MHz must duplicate one of those two frequencies; attempting three distinct frequencies >112.5 MHz will result in undefined behavior.

What is the maximum allowable load capacitance per SI5351A-B05928-GT output?

The SI5351A-B05928-GT specifies a maximum load capacitance of 15 pF per output (CLK0–CLK7). For optimal jitter performance, Skyworks recommends CL ≤ 5 pF; higher capacitance increases rise/fall times and degrades period jitter (typical 70 ps pk-pk rises toward 155 ps pk-pk at full load).

Can SI5351A-B05928-GT outputs operate at different voltage levels simultaneously?

Yes. SI5351A-B05928-GT has four independent output voltage rails: VDDOA (CLK0/CLK1), VDDOB (CLK2/CLK3), VDDOC (CLK4/CLK5), and VDDOD (CLK6/CLK7). Each can be set to 1.8 V, 2.5 V, or 3.3 V, enabling direct interfacing with mixed-voltage SoCs, FPGAs, and PHYs without level shifters.

SI5351A-B05928-GT Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Tube

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5351A-B05928-GT FAQ

1.How can I place an order for SI5351A-B05928-GT through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5351A-B05928-GT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5351A-B05928-GT reliable?

The price and inventory of SI5351A-B05928-GT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351A-B05928-GT is usually 5 days.

3.What payment methods are accepted for SI5351A-B05928-GT?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351A-B05928-GT transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5351A-B05928-GT?

SI5351A-B05928-GT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5351A-B05928-GT order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5351A-B05928-GT?

For technical support, including SI5351A-B05928-GT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351A-B05928-GT requirements.

6.How does Aetrix verify that SI5351A-B05928-GT is sourced from the original manufacturer or authorized distributors?

All SI5351A-B05928-GT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351A-B05928-GT meets industry standards.

7.What is the process for return or replacement of SI5351A-B05928-GT?

All SI5351A-B05928-GT units undergo pre-shipment inspection (PSI). If there is an issue with SI5351A-B05928-GT, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5351A-B05928-GT part is unused and in its original packaging.

Return procedure for SI5351A-B05928-GT:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…