Skyworks Solutions Inc. SI5351A-B05949-GM
- Part No.:
- SI5351A-B05949-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5351A-B05949-GM.pdf
- Description:
- I2C PROG, ANY FREQUENCY, ANY OUT
- Quantity:
- Payment:

- Shipping:

Inventory:3,248
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5351A-B05949-GM from Skyworks Solutions is an I²C-programmable, 8-output CMOS clock generator with integrated crystal oscillator (no external VCXO), supporting frequencies from 2.5 kHz to 200 MHz per output with 0 ppm synthesis error. It operates from a 25 or 27 MHz fundamental-mode AT-cut crystal and delivers low period jitter (<70 ps pk-pk) for timing-critical applications such as audio/video equipment and networking infrastructure.
For engineers reviewing the SI5351A-B05949-GM datasheet, SI5351A-B05949-GM pinout, SI5351A-B05949-GM application, or SI5351A-B05949-GM equivalent, this device enables flexible multi-domain clock synthesis without custom crystals, supports independent output drive strength and rise/fall time control, and offers glitchless frequency changes via I²C configuration.
Technical Context
The SI5351A-B05949-GM implements a dual-PLL architecture with one PLL driven by the internal crystal oscillator (25/27 MHz) and no VCXO path - distinguishing it from Si5351B/C variants. Its eight MultiSynth fractional dividers operate independently, enabling non-integer-related output frequencies up to 200 MHz, with two unique frequencies >112.5 MHz allowed simultaneously.
It uses separate VDD (2.5/3.3 V) and VDDO (1.8/2.5/3.3 V) supplies for core logic and output buffers, provides static phase offset control per output, and supports spread spectrum on each CLKx with selectable center/down-spread modulation at 31.5 kHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Outputs | 8 independent CMOS clock outputs (CLK0–CLK7) |
| Frequency Range | 2.5 kHz to 200 MHz per output; 0 ppm synthesis error |
| Period Jitter | <70 ps pk-pk (all 8 outputs active, default drive) |
| Crystal Reference | 25 MHz or 27 MHz fundamental AT-cut crystal only |
| Supply Voltages | VDD = 2.25–3.6 V; VDDOx = 1.71–3.6 V (independent per bank) |
| I²C Interface | Standard/Fast mode (100/400 kbps); 7-bit address with A0 pin |
| Output Drive | Configurable rise/fall time; 50 Ω output impedance (default high drive) |
Pinout & Package
SI5351A-B05949-GM is housed in a 20-pin QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per Skyworks Si5351A 20-pin QFN specification (Rev. 1.3, Section 10.1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| XA, XB | Crystal oscillator input | Connects to 25/27 MHz AT-cut crystal; internal load capacitance configurable (0/6/8/10 pF) |
| SCL, SDA | I²C serial interface | Configures registers and loads frequency plans; supports 7-bit addressing with A0 pin |
| OEB | Output enable bar | Active-low global output disable; synchronous assertion prevents glitches |
| A0 | I²C address LSB | Selects between 0x60 and 0x61 I²C addresses; pulled high internally |
| VDD, VDDOA–VDDOD | Power supply rails | VDD powers core logic; four VDDO banks independently set output voltage levels (1.8/2.5/3.3 V) |
| CLK0–CLK7 | CMOS clock outputs | Eight programmable outputs with individual spread spectrum, phase offset, and drive strength control |
Key Features
| Feature | Design Value |
|---|---|
| 8-output any-frequency synthesis | Generates up to eight independent, non-integer-related clocks from 2.5 kHz to 200 MHz using fractional MultiSynth dividers |
| 0 ppm frequency error | Exact frequency synthesis per output eliminates need for trimming or calibration in production |
| Independent output control | Each CLKx supports programmable rise/fall time, static phase offset, spread spectrum, and enable/disable |
| Low-jitter performance | <70 ps pk-pk period jitter (8 outputs active) enables use in PCIe Gen 1, audio DACs, and video timing circuits |
| Flexible power architecture | Separate VDD and VDDO rails allow mixed-voltage system interfacing (e.g., 3.3 V core driving 1.8 V FPGA inputs) |
Applications
| Audio/Video Timing | Networking Infrastructure |
|---|---|
Use Scenario: Generating synchronized sample-rate clocks (e.g., 44.1 MHz, 48 MHz, 56.448 MHz) for multi-channel audio codecs and HDMI video transmitters. IC Role / Device Role / Timing Role: Primary clock source replacing multiple fixed-frequency oscillators and crystal buffers. Use Value: Eliminates board space and BOM cost of discrete crystals while maintaining <70 ps jitter required for EMI-compliant audio DAC operation. | Use Scenario: Providing reference clocks to Ethernet PHYs, switch fabric controllers, and packet buffer memory in residential gateways and SMB switches. IC Role / Device Role / Timing Role: Multi-domain clock generator delivering 25 MHz (PHY), 125 MHz (SerDes), and 156.25 MHz (PCIe) simultaneously. Use Value: Enables single-chip clocking for heterogeneous interfaces without external PLLs or fanout buffers. |
| Industrial Instrumentation | Laser Rangefinding Systems |
Use Scenario: Supplying precise trigger and sampling clocks (e.g., 10 MHz, 100 MHz) to ADCs, DACs, and FPGA-based signal processing in handheld test equipment. IC Role / Device Role / Timing Role: Low-power, reconfigurable clock source supporting field-upgradable timing profiles via I²C. Use Value: Reduces calibration overhead by eliminating crystal aging drift; 0 ppm synthesis ensures long-term measurement repeatability. | Use Scenario: Driving time-of-flight (ToF) measurement circuitry requiring ultra-stable 100 MHz or 125 MHz clocks for picosecond-level pulse timing resolution. IC Role / Device Role / Timing Role: High-stability clock generator with <70 ps jitter and excellent PSRR, minimizing timing uncertainty in pulsed laser drivers. Use Value: Achieves sub-millimeter distance accuracy without external jitter cleaners or expensive OCXOs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5351A-B-GM | Same 20-QFN package and 8-output capability; factory-unprogrammed (blank EEPROM), whereas SI5351A-B05949-GM is preprogrammed with custom configuration code "B05949". | Requires post-manufacture I²C programming; not suitable for drop-in replacement where factory-tuned frequency plan is required. | Select SI5351A-B05949-GM when a verified, preloaded clock plan (e.g., specific audio/video frequency set) is needed for immediate system bring-up. |
| Si5341-A06469-GM | Higher-performance 10-output clock generator with integrated jitter cleaner (50 fs RMS typical), wider frequency range (0.01 MHz–3.2 GHz), and support for differential LVDS/HCSL outputs. | Targets high-speed SerDes, 10G+ networking, and RF sampling systems where sub-100 fs jitter is mandatory. | Choose Si5341-A06469-GM only when SI5351A-B05949-GM's 70 ps jitter or 200 MHz max frequency is insufficient for the target application. |
Compared with SI5351A-B-GM, SI5351A-B05949-GM saves engineering time by eliminating I²C initialization firmware development, while Si5341-A06469-GM trades cost and simplicity for significantly lower jitter and higher frequency capability - making it appropriate only for next-generation high-speed interfaces.
Availability
SI5351A-B05949-GM is available at Aetrix Electronics and suitable for audio/video equipment, networking infrastructure, and industrial instrumentation requiring stable component supply with guaranteed long-term availability and traceable sourcing.
Supply support for SI5351A-B05949-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in timing, RF, and power management ICs.
The Si5351 family was designed specifically for cost-sensitive, multi-clock-domain applications requiring programmable, crystal-replacement clock generation - targeting consumer, industrial, and communications end equipment.
FAQ
What is the exact crystal frequency supported by SI5351A-B05949-GM?
The SI5351A-B05949-GM supports only 25 MHz or 27 MHz fundamental-mode AT-cut crystals as its timing reference. These frequencies feed the internal oscillator that drives both PLLs. No other crystal frequencies (e.g., 10 MHz, 20 MHz) are compatible, and the device does not accept external clock inputs (CLKIN) or VCXO control voltage (VC) - confirming its Si5351A variant identity.
Does SI5351A-B05949-GM require external configuration after power-up?
No. SI5351A-B05949-GM contains a factory-programmed configuration (custom code B05949) stored in on-chip EEPROM. Upon power-up, it automatically loads this configuration and begins generating its pre-defined set of eight output frequencies without host I²C intervention. The I²C interface remains accessible for runtime reconfiguration if needed.
Can SI5351A-B05949-GM generate two 150 MHz outputs simultaneously?
No. SI5351A-B05949-GM adheres to the Si5351 architecture limit: only two *unique* frequencies above 112.5 MHz may be generated at once. So while it can output 150 MHz on CLK0 and CLK1, adding a third distinct frequency >112.5 MHz (e.g., 125 MHz on CLK2) violates the specification. Duplicate frequencies (e.g., 150 MHz on CLK0–CLK3) are permitted.
What is the maximum allowable load capacitance for SI5351A-B05949-GM outputs?
The SI5351A-B05949-GM outputs are specified for a maximum capacitive load of 15 pF per clock pin, as confirmed in Table 7 of the datasheet. Exceeding this value degrades edge rate, increases jitter, and may cause duty cycle distortion - especially critical for high-frequency outputs (>100 MHz). Proper termination and PCB routing must maintain net capacitance ≤15 pF.
How does SI5351A-B05949-GM handle power supply sequencing?
SI5351A-B05949-GM requires that all VDDOx supply rails be powered up either before or simultaneously with the core VDD rail. Delaying VDDOx relative to VDD may cause undefined output states or increased startup time. This sequencing requirement is explicitly defined in Table 3 (Recommended Operating Conditions) and applies across all operating voltages (2.5 V or 3.3 V).
SI5351A-B05949-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Strip
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5351A-B05949-GM FAQ
1.How can I place an order for SI5351A-B05949-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5351A-B05949-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5351A-B05949-GM reliable?
The price and inventory of SI5351A-B05949-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351A-B05949-GM is usually 5 days.
3.What payment methods are accepted for SI5351A-B05949-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351A-B05949-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5351A-B05949-GM?
SI5351A-B05949-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5351A-B05949-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5351A-B05949-GM?
For technical support, including SI5351A-B05949-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351A-B05949-GM requirements.
6.How does Aetrix verify that SI5351A-B05949-GM is sourced from the original manufacturer or authorized distributors?
All SI5351A-B05949-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351A-B05949-GM meets industry standards.
7.What is the process for return or replacement of SI5351A-B05949-GM?
All SI5351A-B05949-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5351A-B05949-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5351A-B05949-GM part is unused and in its original packaging.
Return procedure for SI5351A-B05949-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5351A-B05949-GM Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
