Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5351A-B06148-GT

Name: SI5351A-B06148-GT
Brand: Skyworks Solutions Inc.
SKU: SI5351A-B06148-GT
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5351A-B06148-GT

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5351A-B06148-GT.pdf

Description:: I2C PROG, ANY FREQUENCY, ANY OUT

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,455

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5351A-B06148-GT from Skyworks Solutions is an I²C-programmable, 8-output CMOS clock generator with integrated VCXO, generating free-running frequencies from 2.5 kHz to 200 MHz per output with 0 ppm synthesis error. It replaces crystals, crystal oscillators, and discrete VCXOs in cost-sensitive embedded timing applications using a single 25 or 27 MHz AT-cut crystal reference.

For engineers reviewing the SI5351A-B06148-GT datasheet, SI5351A-B06148-GT pinout, SI5351A-B06148-GT application, or SI5351A-B06148-GT equivalent, key selection considerations include its 20-QFN (4×4 mm) package, 8 independent CMOS outputs with programmable VDDO (1.8/2.5/3.3 V), <70 ps pk-pk period jitter, and I²C-configurable spread spectrum on each output.

Technical Context

The SI5351A-B06148-GT implements a dual-PLL architecture with PLL A (SSC-capable) and PLL B (VCXO-enabled), both driven by a shared 25/27 MHz crystal oscillator. Its eight high-resolution MultiSynth fractional dividers operate independently, enabling non-integer-related output frequencies up to 200 MHz.

Each output supports configurable rise/fall time, static phase offset, glitchless frequency changes, and separate VDDO supply pins for level translation. The device operates across –40°C to +85°C with core VDD at 2.5 V or 3.3 V and output buffers powered at 1.8 V, 2.5 V, or 3.3 V.

Key Specifications

Parameter	Value and Actual Design Meaning
Outputs	8 independent CMOS clock outputs (CLK0–CLK7)
Frequency Range	2.5 kHz to 200 MHz per output; only two unique frequencies >112.5 MHz simultaneously
Frequency Accuracy	0 ppm synthesis error - eliminates calibration and trim components
Output Jitter	<70 ps pk-pk period jitter (all outputs active, worst-case real-world config)
Supply Voltages	Core VDD: 2.5 V or 3.3 V; Output VDDO: 1.8 V / 2.5 V / 3.3 V (per bank)
I²C Interface	Standard/Fast Mode (100/400 kbps); supports address pin A0 for dual-device bus sharing
Crystal Reference	25 MHz or 27 MHz AT-cut crystal; internal load capacitance selectable (0/6/8/10 pF)

Pinout & Package

SI5351A-B06148-GT is housed in a 20-pin QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Si5351A 20-pin QFN specification (Rev. 1.3, Section 10.1).

Pin/Terminal	Circuit Role	Design Meaning
XA, XB	Crytal oscillator inputs	Connect 25/27 MHz AT-cut crystal; internal load caps eliminate external C_L in most cases
SCL, SDA, A0	I²C interface and address select	A0 sets LSB of I²C address (0x60 or 0x61); enables dual-device configuration on same bus
OEB	Output enable (active-low)	Global hardware disable of all clock outputs; low-latency (<10 µs) enable/disable control
VDD, VDDOA–VDDOD	Power supply rails	VDD = core logic; VDDOA–D power four independent output banks (2 outputs each)
CLK0–CLK7	CMOS clock outputs	Eight buffered, level-translatable outputs; each supports programmable drive strength and slew rate
GND, EPAD	Ground and thermal pad	EPAD must be soldered to PCB ground plane for thermal and EMI performance

Key Features

Feature	Design Value
8-output any-frequency synthesis	Generates up to eight independent, non-integer-related clocks (2.5 kHz–200 MHz) from one crystal reference
I²C programmability	Full register-level configuration via standard I²C bus; no external programming hardware required
VCXO integration	On-chip voltage-controlled crystal oscillator enables ±240 ppm pull range without external varactor or custom crystal
Per-output spread spectrum	Configurable down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) reduces EMI at individual clock domains
Glitchless frequency switching	Hardware-assisted reconfiguration ensures zero-cycle glitches during dynamic clock updates
Multi-voltage output banks	Four independent VDDO supplies allow mixed-voltage system interfacing (e.g., 1.8 V FPGA + 3.3 V MCU)

Applications

Audio/Video Timing	Networking Equipment
Use Scenario: Generating precise, synchronized sample-rate clocks (e.g., 24.576 MHz, 48 MHz, 74.25 MHz) for HDMI transceivers, audio CODECs, and video processors in consumer AV gear. IC Role / Device Role / Timing Role: Primary multi-domain clock source replacing multiple discrete oscillators and fanout buffers. Use Value: Eliminates board space, BOM count, and skew between audio/video clocks while supporting dynamic format switching.	Use Scenario: Providing PCIe Gen1-compliant reference clocks (100 MHz), Ethernet PHY clocks (25/125 MHz), and management controller clocks (32.768 kHz) in residential gateways and switches. IC Role / Device Role / Timing Role: Single-chip clock tree generator meeting multiple protocol-specific jitter and frequency requirements. Use Value: Reduces timing validation effort and avoids cross-talk between high-speed serial links via independent output routing.
Industrial Instrumentation	Laser Rangefinding Systems
Use Scenario: Delivering stable, low-jitter clocks for ADC sampling (e.g., 125 MHz), FPGA logic (50 MHz), and display controllers (33.333 MHz) in handheld test equipment. IC Role / Device Role / Timing Role: Centralized timing hub enabling deterministic data acquisition and UI responsiveness. Use Value: Maintains sub-100 ps jitter critical for 16-bit+ ADC performance while simplifying layout with single crystal source.	Use Scenario: Generating precisely timed trigger pulses (e.g., 28.322 MHz) and time-of-flight measurement clocks (e.g., 22.5792 MHz) in compact laser distance meters. IC Role / Device Role / Timing Role: High-accuracy, low-phase-noise clock source for time-critical analog front-end and digital signal processing blocks. Use Value: Enables centimeter-level ranging accuracy through deterministic clock alignment and <70 ps jitter-limited time resolution.

Audio/Video Timing

Networking Equipment

Use Scenario: Generating precise, synchronized sample-rate clocks (e.g., 24.576 MHz, 48 MHz, 74.25 MHz) for HDMI transceivers, audio CODECs, and video processors in consumer AV gear.

IC Role / Device Role / Timing Role: Primary multi-domain clock source replacing multiple discrete oscillators and fanout buffers.

Use Value: Eliminates board space, BOM count, and skew between audio/video clocks while supporting dynamic format switching.

Use Scenario: Providing PCIe Gen1-compliant reference clocks (100 MHz), Ethernet PHY clocks (25/125 MHz), and management controller clocks (32.768 kHz) in residential gateways and switches.

IC Role / Device Role / Timing Role: Single-chip clock tree generator meeting multiple protocol-specific jitter and frequency requirements.

Use Value: Reduces timing validation effort and avoids cross-talk between high-speed serial links via independent output routing.

Industrial Instrumentation

Laser Rangefinding Systems

Use Scenario: Delivering stable, low-jitter clocks for ADC sampling (e.g., 125 MHz), FPGA logic (50 MHz), and display controllers (33.333 MHz) in handheld test equipment.

IC Role / Device Role / Timing Role: Centralized timing hub enabling deterministic data acquisition and UI responsiveness.

Use Value: Maintains sub-100 ps jitter critical for 16-bit+ ADC performance while simplifying layout with single crystal source.

Use Scenario: Generating precisely timed trigger pulses (e.g., 28.322 MHz) and time-of-flight measurement clocks (e.g., 22.5792 MHz) in compact laser distance meters.

IC Role / Device Role / Timing Role: High-accuracy, low-phase-noise clock source for time-critical analog front-end and digital signal processing blocks.

Use Value: Enables centimeter-level ranging accuracy through deterministic clock alignment and <70 ps jitter-limited time resolution.

Equivalent & Alternatives

The following parts are listed as comparable options for similar clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5351B-B-GM	Includes VCXO with ±240 ppm pull range; SI5351A-B06148-GT lacks VC tuning capability	Required where system-level frequency adjustment (e.g., network synchronization) is needed	Select SI5351B-B-GM if VCXO functionality is mandatory; otherwise SI5351A-B06148-GT offers lower cost and identical 8-output synthesis
Si5351C-B-GM	Accepts external CLKIN (10–100 MHz); SI5351A-B06148-GT uses crystal-only reference	Required when synchronizing to an existing system clock rather than using a local crystal	Choose Si5351C-B-GM for synchronous clock distribution; SI5351A-B06148-GT is optimal for standalone, crystal-based timing

Compared with SI5351B-B-GM and SI5351C-B-GM, SI5351A-B06148-GT provides identical 8-output CMOS clock generation and I²C programmability but omits VCXO tuning and external clock input-making it the lowest-cost solution for fixed-frequency, crystal-referenced designs.

Availability

SI5351A-B06148-GT is available at Aetrix Electronics and suitable for audio/video equipment, networking infrastructure, industrial instrumentation, and laser rangefinding systems requiring stable component supply and long-term timing consistency.

Supply support for SI5351A-B06148-GT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.

The Si5351 family was designed to replace discrete timing components-including crystals, oscillators, VCXOs, and PLLs-with a single, software-configurable clock generator optimized for cost-sensitive, space-constrained embedded systems.

FAQ

What is the maximum number of unique output frequencies above 112.5 MHz supported by the SI5351A-B06148-GT?

The SI5351A-B06148-GT supports only two unique frequencies above 112.5 MHz simultaneously across its eight outputs. For example, 125 MHz and 130 MHz may be assigned to different CLK pins, but a third distinct frequency >112.5 MHz (e.g., 150 MHz) cannot be generated concurrently. This limitation arises from internal PLL bandwidth constraints and is specified in Skyworks' Si5351A/B/C-B datasheet Table 7 note 1.

Does the SI5351A-B06148-GT support spread spectrum clocking on all eight outputs?

Yes, the SI5351A-B06148-GT supports independent spread spectrum clocking (SSC) on each of its eight outputs. Each output can be configured for down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) modulation at 30–33 kHz, reducing EMI emissions per clock domain without affecting other outputs. This capability is enabled via dedicated SSC control bits in the MultiSynth configuration registers.

What crystal specifications are required for reliable operation of the SI5351A-B06148-GT?

The SI5351A-B06148-GT requires a 25 MHz or 27 MHz fundamental-mode AT-cut crystal with load capacitance of 6–12 pF, ESR ≤150 Ω, and drive level ≤100 µW. Internal load capacitance (0/6/8/10 pF) is selectable via register 183; crystals needing 12 pF load may use ≤2 pF external capacitors. These values are validated in Skyworks AN551 and Table 8 of the Si5351A/B/C-B datasheet.

Can the SI5351A-B06148-GT generate a 32.768 kHz clock for real-time clock (RTC) backup?

Yes, the SI5351A-B06148-GT can generate 32.768 kHz using its integer division capability at the output stage. Though not a low-power RTC oscillator, it delivers this frequency with <70 ps pk-pk jitter and full I²C configurability-suitable for system-level timekeeping where precision and flexibility outweigh ultra-low power requirements.

Is the SI5351A-B06148-GT pin-compatible with other Si5351 variants like the Si5351B or Si5351C?

Yes, the SI5351A-B06148-GT in the 20-QFN package shares identical pinout and footprint with Si5351B-B-GM and Si5351C-B-GM. All three variants use the same 20-pin QFN mechanical outline and register map; functional differences (VCXO, CLKIN support) are implemented internally and do not affect PCB layout or I/O routing.

SI5351A-B06148-GT Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Tube

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5351A-B06148-GT FAQ

1.How can I place an order for SI5351A-B06148-GT through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5351A-B06148-GT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5351A-B06148-GT reliable?

The price and inventory of SI5351A-B06148-GT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351A-B06148-GT is usually 5 days.

3.What payment methods are accepted for SI5351A-B06148-GT?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351A-B06148-GT transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5351A-B06148-GT?

SI5351A-B06148-GT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5351A-B06148-GT order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5351A-B06148-GT?

For technical support, including SI5351A-B06148-GT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351A-B06148-GT requirements.

6.How does Aetrix verify that SI5351A-B06148-GT is sourced from the original manufacturer or authorized distributors?

All SI5351A-B06148-GT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351A-B06148-GT meets industry standards.

7.What is the process for return or replacement of SI5351A-B06148-GT?

All SI5351A-B06148-GT units undergo pre-shipment inspection (PSI). If there is an issue with SI5351A-B06148-GT, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5351A-B06148-GT part is unused and in its original packaging.

Return procedure for SI5351A-B06148-GT:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…