Skyworks Solutions Inc. SI5351A-B06165-GT
- Part No.:
- SI5351A-B06165-GT
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5351A-B06165-GT.pdf
- Description:
- I2C PROG, ANY FREQUENCY, ANY OUT
- Quantity:
- Payment:

- Shipping:

Inventory:1,191
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5351A-B06165-GT from Skyworks Solutions is an I²C-programmable, 8-output CMOS clock generator with integrated VCXO, designed to replace crystals, crystal oscillators, and discrete PLLs in cost-sensitive embedded systems. It delivers up to eight independent, non-integer-related frequencies from 2.5 kHz to 200 MHz with 0 ppm synthesis error, operates from a 25 or 27 MHz crystal, and supports 1.8/2.5/3.3 V output voltage levels for mixed-signal timing in networking and audio/video equipment.
For engineers reviewing the SI5351A-B06165-GT datasheet, SI5351A-B06165-GT pinout, SI5351A-B06165-GT application, or SI5351A-B06165-GT equivalent, key selection criteria include its 20-QFN (4×4 mm) package with 20 pins, VCXO tuning range (±240 ppm at 3.3 V), <70 ps pk-pk period jitter, I²C programmability, and support for HCSL-compatible swing and spread spectrum modulation per output.
Technical Context
The SI5351A-B06165-GT implements a dual-PLL architecture: PLL A accepts either the internal 25/27 MHz crystal oscillator or external CLKIN (10–100 MHz), while PLL B functions as a highly linear VCXO with configurable gain (18–150 ppm/V) and ±5% linearity. Each PLL feeds eight independent MultiSynth fractional dividers, enabling exact frequency synthesis without integer constraints.
Its output stage features separate VDDO supply pins (R0–R7) supporting 1.8 V, 2.5 V, or 3.3 V logic levels per bank, programmable rise/fall time control, static phase offset adjustment, and glitchless frequency transitions - all managed via I²C register writes to RAM or factory-programmed configuration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | 8 independent CMOS clock outputs (CLK0–CLK7) |
| Frequency range | 2.5 kHz to 200 MHz per output; two unique frequencies >112.5 MHz allowed simultaneously |
| Frequency accuracy | 0 ppm synthesis error; VCXO pull range ±240 ppm (configurable, 3.3 V) |
| Jitter (pk-pk) | <70 ps period jitter (all outputs active, 20-QFN) |
| Supply flexibility | Core VDD: 2.5 V or 3.3 V; Output VDDO: 1.8/2.5/3.3 V per bank |
| I²C interface | Standard/Fast mode (100/400 kbps); supports ClockBuilder Pro configuration |
| Crystal reference | 25 MHz or 27 MHz AT-cut crystal; internal load capacitance options (0/6/8/10 pF) |
Pinout & Package
SI5351A-B06165-GT is housed in a 20-pin QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments follow the Si5351A 20-pin QFN layout per Skyworks datasheet Rev. 1.3, Section 10.1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| XA, XB | Crystal oscillator input | Connects to 25/27 MHz AT-cut crystal; internal load caps selectable (0–10 pF) |
| VDD, VDDOx | Power supply inputs | VDD = core supply (2.5/3.3 V); VDDOA–VDDOD = independent output banks (1.8/2.5/3.3 V) |
| CLK0–CLK7 | CMOS clock outputs | Eight configurable outputs; each supports spread spectrum, phase offset, and drive strength control |
| SCL, SDA | I²C interface | Two-wire serial bus for real-time configuration; supports standard/fast mode |
| OEB | Output enable bar | Active-low global output disable; enables power gating of all clocks |
| VC | VCXO control voltage | Accepts 0–VDD tuning voltage; enables ±240 ppm frequency pull with high linearity |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth fractional synthesis | Enables exact frequency generation (e.g., 24.576 MHz, 74.25 MHz, 125 MHz) on any output without integer constraints |
| Per-output spread spectrum | Selectable down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) to reduce EMI at specific system frequencies |
| Glitchless reprogramming | Frequency, phase, and duty cycle changes occur without clock interruption or metastability |
| Configurable output drive | Rise/fall time and impedance (default 50 Ω) programmable per output to match trace characteristics and loading |
| VCXO linearity | ±5% control voltage linearity over 10–90% VDD ensures predictable tuning behavior across temperature and voltage |
Applications
| Audio/Video Timing | Networking Equipment |
|---|---|
Use Scenario: Generating precise sample-rate clocks (e.g., 24.576 MHz, 48 MHz, 74.25 MHz) for HDMI, USB Audio, and digital video interfaces in set-top boxes and AV receivers. IC Role / Device Role / Timing Role: Replaces multiple fixed-frequency crystal oscillators and provides synchronized, low-jitter clocks across audio DACs, video encoders, and USB PHYs. Use Value: Eliminates board space and BOM cost of 4–6 discrete oscillators while maintaining <70 ps jitter required for HDMI 2.0 compliance. | Use Scenario: Providing reference clocks for Ethernet PHYs (25 MHz), PCIe Gen1 root complex (100 MHz), and packet processing ASICs in residential gateways and small-office switches. IC Role / Device Role / Timing Role: Single-chip source for heterogeneous clock domains requiring both free-running and VCXO-locked outputs. Use Value: Enables dynamic frequency margining via VC pin during link training and reduces EMI through per-output spread spectrum on high-speed SerDes lanes. |
| Laser Range Finder | Industrial Embedded Control |
Use Scenario: Driving time-of-flight (ToF) measurement circuits requiring ultra-stable 125 MHz sampling clock and auxiliary 33.333 MHz system clock in handheld laser distance meters. IC Role / Device Role / Timing Role: Low-power, high-accuracy clock generator with fast power-up (<10 ms) and adjustable output delay for time alignment. Use Value: Meets tight jitter budget (<95 ps pk-pk) for sub-millimeter ToF resolution while operating from single 3.3 V rail. | Use Scenario: Supplying clocks to microcontroller peripherals (SPI, UART, ADC), FPGA fabric, and isolated CAN transceivers in programmable logic controllers and sensor hubs. IC Role / Device Role / Timing Role: Configurable multi-rail clock source supporting mixed-voltage I/O (1.8 V, 2.5 V, 3.3 V) and glitch-free reconfiguration during firmware updates. Use Value: Reduces need for level-shifting buffers and simplifies power domain partitioning in industrial-grade designs rated for –40°C to +85°C. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5351B-B-GM | Same 20-QFN package and 8-output capability; includes full VCXO functionality (VC pin, ±240 ppm pull range) and dual-PLL architecture | Supports synchronous clock generation from external CLKIN (10–100 MHz) in addition to crystal reference | Choose when system requires locking to an external reference (e.g., GPSDO, master clock) alongside VCXO tuning |
| Si5341-A-GM | Higher-performance 10-output clock generator with sub-100 fs RMS jitter, JESD204B compliance, and integrated EEPROM for factory programming | Targeted at high-speed data converters and RF sampling systems requiring deterministic latency and ultra-low jitter | Choose for JESD204B-compliant ADC/DAC timing where SI5351A-B06165-GT's 70 ps jitter is insufficient |
Compared with SI5351B-B-GM, SI5351A-B06165-GT lacks external CLKIN support but offers identical VCXO performance and pin compatibility; compared with Si5341-A-GM, it trades ultra-low jitter and JESD204B features for lower cost and simpler I²C-only configuration in mid-tier timing applications.
Availability
SI5351A-B06165-GT is available at Aetrix Electronics and suitable for networking equipment, audio/video timing systems, and industrial embedded control requiring stable component supply, long-term lifecycle support, and consistent factory-programmed configurations.
Supply support for SI5351A-B06165-GT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, mobile, infrastructure, and timing solutions with broad manufacturing scale and automotive-grade reliability.
The Si5351 family was designed to replace discrete timing components in cost-sensitive, space-constrained applications - delivering programmable multi-output clock generation with VCXO flexibility, low jitter, and minimal external components.
FAQ
What is the factory-programmed configuration of SI5351A-B06165-GT?
The SI5351A-B06165-GT is preconfigured at the factory using ClockBuilder Pro to deliver eight specific output frequencies optimized for common audio/video and networking use cases. Configuration details - including exact frequencies, output voltages, and spread spectrum settings - are stored in on-chip EEPROM and persist across power cycles without host intervention.
Does SI5351A-B06165-GT support external clock input (CLKIN)?
No. SI5351A-B06165-GT is a Si5351A variant and supports only the internal 25/27 MHz crystal oscillator as its frequency reference. It does not include CLKIN functionality - that capability is exclusive to Si5351B and Si5351C variants. The device relies solely on XA/XB crystal connections for timing reference.
What is the maximum output frequency supported by SI5351A-B06165-GT?
SI5351A-B06165-GT supports output frequencies from 2.5 kHz up to 200 MHz per channel. However, only two unique frequencies above 112.5 MHz may be generated simultaneously (e.g., 125 MHz and 130 MHz), though multiple outputs can replicate the same high-frequency signal.
Can SI5351A-B06165-GT generate HCSL-compatible output swings?
Yes. SI5351A-B06165-GT supports HCSL-compatible output swing through programmable drive strength and termination control. When configured with 50 Ω output impedance and appropriate VDDO (e.g., 1.8 V), it meets HCSL voltage thresholds (VOH ≥ 0.7 V, VOL ≤ 0.3 V) and edge rate requirements for PCIe Gen1 and other HCSL-referenced interfaces.
How is thermal performance affected by the 20-QFN package of SI5351A-B06165-GT?
In a 4-layer PCB environment, the SI5351A-B06165-GT's 20-QFN package achieves θJA = 41 °C/W and ΨJB = 16 °C/W, enabling reliable operation up to +85 °C ambient with typical load (≤45 mA total supply current). The exposed thermal pad must be soldered to a dedicated copper pour for optimal heat dissipation.
SI5351A-B06165-GT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5351A-B06165-GT FAQ
1.How can I place an order for SI5351A-B06165-GT through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5351A-B06165-GT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5351A-B06165-GT reliable?
The price and inventory of SI5351A-B06165-GT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351A-B06165-GT is usually 5 days.
3.What payment methods are accepted for SI5351A-B06165-GT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351A-B06165-GT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5351A-B06165-GT?
SI5351A-B06165-GT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5351A-B06165-GT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5351A-B06165-GT?
For technical support, including SI5351A-B06165-GT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351A-B06165-GT requirements.
6.How does Aetrix verify that SI5351A-B06165-GT is sourced from the original manufacturer or authorized distributors?
All SI5351A-B06165-GT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351A-B06165-GT meets industry standards.
7.What is the process for return or replacement of SI5351A-B06165-GT?
All SI5351A-B06165-GT units undergo pre-shipment inspection (PSI). If there is an issue with SI5351A-B06165-GT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5351A-B06165-GT part is unused and in its original packaging.
Return procedure for SI5351A-B06165-GT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5351A-B06165-GT Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
