Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5351A-B06219-GTR

Name: SI5351A-B06219-GTR
Brand: Skyworks Solutions Inc.
SKU: SI5351A-B06219-GTR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5351A-B06219-GTR

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5351A-B06219-GTR.pdf

Description:: I2C PROG, ANY FREQUENCY, ANY OUT

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,095

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5351A-B06219-GTR from Skyworks Solutions is an I²C-programmable 8-output CMOS clock generator with integrated VCXO, generating precise frequencies from 2.5 kHz to 200 MHz per output with 0 ppm synthesis error. It replaces crystals, crystal oscillators, and VCXOs in cost-sensitive embedded timing applications using a single 25 or 27 MHz AT-cut crystal reference. Designed for multi-domain clocking in networking and audio/video systems.

For engineers reviewing the SI5351A-B06219-GTR datasheet, SI5351A-B06219-GTR pinout, SI5351A-B06219-GTR application, or SI5351A-B06219-GTR equivalent, this device supports I²C configuration, independent VDDO voltage scaling (1.8/2.5/3.3 V), glitchless frequency changes, and programmable rise/fall time control - critical for PCIe Gen 1–compliant and HCSL-compatible clock distribution.

Technical Context

The SI5351A-B06219-GTR implements a dual-PLL architecture with PLL A (SSC-capable) and PLL B (VCXO-enabled), each feeding eight high-resolution MultiSynth fractional dividers. Its input stage accepts only a 25 or 27 MHz crystal (no CLKIN or VC pin support), confirming it as the Si5351A variant per Skyworks ordering guide and functional block diagram.

All eight outputs are derived from the crystal-referenced PLLs via independent MultiSynth dividers, enabling non-integer-related frequencies up to 200 MHz. The device supports static phase offset, spread spectrum (±0.1% to ±1.5%), and adjustable output delay - all configurable via I²C register writes without requiring external components.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	8 independent CMOS clock outputs (CLK0–CLK7)
Frequency range	2.5 kHz to 200 MHz per output; two unique frequencies >112.5 MHz allowed simultaneously
Frequency accuracy	0 ppm synthesis error (exact fractional divider-based generation from crystal reference)
Period jitter (typ)	40 ps pk-pk (4 outputs active, one per VDDO rail); enables low-jitter timing for audio DACs and Ethernet PHYs
Supply flexibility	Core VDD: 2.5 V or 3.3 V; Output VDDO: independently selectable 1.8 V / 2.5 V / 3.3 V per group
Crystal reference	25 MHz or 27 MHz AT-cut crystal only; internal load capacitance options (0/6/8/10 pF)
I²C interface	Standard/Fast mode (100/400 kbps); supports factory preprogramming and runtime reconfiguration

Pinout & Package

SI5351A-B06219-GTR is housed in a 20-pin QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions align with Si5351A 20-QFN configuration per Skyworks datasheet Section 10.1.

Pin/Terminal	Circuit Role	Design Meaning
XA, XB	Crystal oscillator inputs	Accept 25/27 MHz AT-cut crystal; internal load caps configurable (0/6/8/10 pF)
CLK0–CLK7	CMOS clock outputs	Eight independent outputs; grouped as R0–R7 with dedicated VDDOA–VDDOD supply pins
VDDOA–VDDOD	Output buffer supply rails	Four independent 1.8/2.5/3.3 V supplies - enables mixed-voltage clock domain interfacing
VDD	Core logic supply	2.5 V or 3.3 V core power; must be powered before or concurrently with VDDO rails
SCL, SDA	I²C configuration interface	Standard-mode (100 kbps) or fast-mode (400 kbps); 3.3 V tolerant with internal pull-up capability
OEB	Output enable (active-low)	Global hardware disable of all clock outputs; <10 µs enable delay after deassertion
GND, EPAD	Ground and thermal pad	EPAD must be soldered to PCB ground plane for thermal performance (θJA = 74.9°C/W, 2-layer board)

Key Features

Feature	Design Value
8-output any-frequency synthesis	Generates eight independent, non-integer-related clocks up to 200 MHz from one crystal - eliminates multiple discrete oscillators
0 ppm frequency error	Exact fractional synthesis ensures deterministic timing across temperature and voltage - critical for synchronous serial interfaces
Per-output spread spectrum	Selectable down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) reduces EMI without affecting system timing margins
Glitchless frequency switching	Hardware-assisted reconfiguration avoids clock interruptions during runtime updates - essential for live audio/video streaming
Programmable edge rates	Rise/fall time control (1–1.5 ns typical at 5 pF) minimizes signal integrity issues on long traces or unterminated loads

Applications

Audio/Video Timing	Networking Equipment
Use Scenario: Generating synchronized sample clocks for multi-channel audio DACs and video encoders in set-top boxes. IC Role / Device Role / Timing Role: Primary clock source providing 24.576 MHz (audio), 74.25 MHz (HDMI), and 27 MHz (video) simultaneously. Use Value: Eliminates three separate oscillators while maintaining <40 ps period jitter - preserves SNR and pixel timing accuracy.	Use Scenario: Supplying reference clocks to Ethernet PHYs, USB 3.0 controllers, and PCIe root complexes in residential gateways. IC Role / Device Role / Timing Role: Single-chip clock tree delivering 125 MHz (PCIe), 125 MHz (USB 3.0 SS), and 25 MHz (PHY) with static phase alignment. Use Value: Meets PCIe Gen 1 jitter requirements (<100 ps pk-pk) and simplifies layout by reducing clock trace count by 75%.
Laser Range Finder	Industrial Handheld Instrumentation
Use Scenario: Providing precise timing for time-of-flight measurement circuits in portable laser distance meters. IC Role / Device Role / Timing Role: Generates 100 MHz sampling clock and 10 MHz trigger signal with sub-333 ps phase step resolution. Use Value: Enables 1 mm distance resolution via accurate pulse timing; low power (27 mA @ 8 outputs) extends battery life.	Use Scenario: Clocking ADCs, microcontrollers, and display drivers in battery-powered test meters with mixed-voltage peripherals. IC Role / Device Role / Timing Role: Supplies 48 MHz (MCU), 16.384 MHz (ADC), and 3.6864 MHz (UART) from one device with independent VDDO rails. Use Value: Independent 1.8 V, 2.5 V, and 3.3 V output supplies eliminate level-shifters - reduces BOM cost and board area.

Audio/Video Timing

Networking Equipment

Use Scenario: Generating synchronized sample clocks for multi-channel audio DACs and video encoders in set-top boxes.

IC Role / Device Role / Timing Role: Primary clock source providing 24.576 MHz (audio), 74.25 MHz (HDMI), and 27 MHz (video) simultaneously.

Use Value: Eliminates three separate oscillators while maintaining <40 ps period jitter - preserves SNR and pixel timing accuracy.

Use Scenario: Supplying reference clocks to Ethernet PHYs, USB 3.0 controllers, and PCIe root complexes in residential gateways.

IC Role / Device Role / Timing Role: Single-chip clock tree delivering 125 MHz (PCIe), 125 MHz (USB 3.0 SS), and 25 MHz (PHY) with static phase alignment.

Use Value: Meets PCIe Gen 1 jitter requirements (<100 ps pk-pk) and simplifies layout by reducing clock trace count by 75%.

Laser Range Finder

Industrial Handheld Instrumentation

Use Scenario: Providing precise timing for time-of-flight measurement circuits in portable laser distance meters.

IC Role / Device Role / Timing Role: Generates 100 MHz sampling clock and 10 MHz trigger signal with sub-333 ps phase step resolution.

Use Value: Enables 1 mm distance resolution via accurate pulse timing; low power (27 mA @ 8 outputs) extends battery life.

Use Scenario: Clocking ADCs, microcontrollers, and display drivers in battery-powered test meters with mixed-voltage peripherals.

IC Role / Device Role / Timing Role: Supplies 48 MHz (MCU), 16.384 MHz (ADC), and 3.6864 MHz (UART) from one device with independent VDDO rails.

Use Value: Independent 1.8 V, 2.5 V, and 3.3 V output supplies eliminate level-shifters - reduces BOM cost and board area.

Equivalent & Alternatives

The following parts are listed as comparable options for similar clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5351B-B-GM	Includes VC pin for voltage-controlled tuning (±240 ppm pull range); adds CLKIN input option	Required where dynamic frequency adjustment or external reference synchronization is needed	Select Si5351B-B-GM only if VCXO tuning or CLKIN locking is mandatory; SI5351A-B06219-GTR offers lower cost and simpler design when crystal-only operation suffices
Si5341-A06219-GM	Higher-performance 10-output clock generator with sub-100 fs RMS jitter; supports JESD204B and PCIe Gen 4	Targeted at high-speed data converters and advanced server platforms requiring ultra-low jitter	Choose Si5341-A06219-GM only for applications demanding <100 fs jitter or >200 MHz outputs; SI5351A-B06219-GTR remains optimal for cost-sensitive 200 MHz-class designs

Compared with Si5351B-B-GM and Si5341-A06219-GM, SI5351A-B06219-GTR delivers optimal value for fixed-frequency, 8-output clock trees where VCXO tuning or sub-100 fs jitter are unnecessary - reducing component count, layout complexity, and total system cost.

Availability

SI5351A-B06219-GTR is available at Aetrix Electronics and suitable for audio/video equipment, networking/communication infrastructure, and industrial handheld instrumentation requiring stable component supply and long-term production continuity.

Supply support for SI5351A-B06219-GTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs.

The Si5351 family was designed to replace discrete crystals, oscillators, and PLLs in cost-sensitive, space-constrained applications - delivering programmable multi-output clocking with minimal external components and industry-standard I²C control.

FAQ

What is the maximum number of simultaneous output frequencies above 112.5 MHz supported by SI5351A-B06219-GTR?

The SI5351A-B06219-GTR supports exactly two unique frequencies above 112.5 MHz at once - for example, 125 MHz on CLK0 and 130 MHz on CLK1. Additional outputs may replicate either of those two frequencies, but no third distinct frequency >112.5 MHz is permitted per Skyworks specification Table 7 note 1.

Does SI5351A-B06219-GTR support an external clock input (CLKIN) or voltage control (VC) pin?

No. SI5351A-B06219-GTR is the Si5351A variant and supports only a 25 or 27 MHz crystal reference via XA/XB pins. It lacks both CLKIN and VC pins - confirmed by its functional block diagram (page 2), ordering guide (Table 1), and absence of VC/CLKIN terminals in the 20-QFN pinout (Section 10.1).

What crystal specifications are required for reliable operation of SI5351A-B06219-GTR?

SI5351A-B06219-GTR requires a 25 MHz or 27 MHz AT-cut fundamental-mode crystal with load capacitance of 6–12 pF, ESR ≤ 150 Ω, and drive level ≤ 100 µW. Internal load capacitance options (0/6/8/10 pF) allow direct use of 6/8/10 pF crystals; 12 pF crystals require ≤2 pF external capacitors added to XA/XB per Skyworks AN551 guidance.

Can SI5351A-B06219-GTR generate spread spectrum clocking on individual outputs?

Yes. SI5351A-B06219-GTR supports per-output spread spectrum: down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%), configured independently via I²C registers. This allows targeted EMI reduction on noise-sensitive outputs (e.g., USB or HDMI clocks) without affecting others.

What is the typical power consumption of SI5351A-B06219-GTR when all eight outputs are enabled?

At 3.3 V VDD and 25 °C ambient, SI5351A-B06219-GTR draws 27–45 mA core current (typical 27 mA) with all eight outputs active - per Table 4. Total system current also includes per-output buffer current (2.2–5.6 mA per output at 5 pF load), resulting in ~40–70 mA total depending on VDDO settings and load conditions.

SI5351A-B06219-GTR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5351A-B06219-GTR FAQ

1.How can I place an order for SI5351A-B06219-GTR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5351A-B06219-GTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5351A-B06219-GTR reliable?

The price and inventory of SI5351A-B06219-GTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351A-B06219-GTR is usually 5 days.

3.What payment methods are accepted for SI5351A-B06219-GTR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351A-B06219-GTR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5351A-B06219-GTR?

SI5351A-B06219-GTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5351A-B06219-GTR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5351A-B06219-GTR?

For technical support, including SI5351A-B06219-GTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351A-B06219-GTR requirements.

6.How does Aetrix verify that SI5351A-B06219-GTR is sourced from the original manufacturer or authorized distributors?

All SI5351A-B06219-GTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351A-B06219-GTR meets industry standards.

7.What is the process for return or replacement of SI5351A-B06219-GTR?

All SI5351A-B06219-GTR units undergo pre-shipment inspection (PSI). If there is an issue with SI5351A-B06219-GTR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5351A-B06219-GTR part is unused and in its original packaging.

Return procedure for SI5351A-B06219-GTR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…