Skyworks Solutions Inc. SI5351A-B06284-GTR
- Part No.:
- SI5351A-B06284-GTR
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5351A-B06284-GTR.pdf
- Description:
- I2C PROG, ANY FREQUENCY, ANY OUT
- Quantity:
- Payment:

- Shipping:

Inventory:3,775
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5351A-B06284-GTR from Skyworks Solutions is an I²C-programmable 8-output CMOS clock generator with integrated VCXO, designed to replace crystals, crystal oscillators, and discrete PLLs in cost-sensitive embedded systems. It delivers up to eight independent frequencies from 2.5 kHz to 200 MHz with 0 ppm synthesis error, supports 1.8/2.5/3.3 V output voltage per bank, and operates from a 25 or 27 MHz fundamental-mode AT-cut crystal.
For engineers reviewing the SI5351A-B06284-GTR datasheet, SI5351A-B06284-GTR pinout, SI5351A-B06284-GTR application, or SI5351A-B06284-GTR equivalent, key selection criteria include its VCXO tuning range (±240 ppm at 3.3 V), low period jitter (<70 ps pk-pk), I²C configurability, HCSL-compatible swing support, and 20-QFN (4×4 mm) package with separate VDDO rails for level translation.
Technical Context
The SI5351A-B06284-GTR implements a dual-PLL architecture: PLL A accepts the internal crystal oscillator (25/27 MHz), while PLL B functions as a highly linear VCXO with configurable gain (18–150 ppm/V) and ±5% linearity. Each PLL feeds eight independent MultiSynth fractional dividers, enabling non-integer-related output frequencies.
It features per-output spread spectrum control (–0.1% to –2.5% down-spread or ±0.1% to ±1.5% center-spread), static phase offset adjustment, glitchless frequency reprogramming, and programmable rise/fall times. The device supports simultaneous generation of two unique frequencies above 112.5 MHz - e.g., 125 MHz on CLK0 and 130 MHz on CLK1 - with all outputs capable of 45–55% duty cycle at ≤160 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Outputs | 8 independent CMOS clock outputs (CLK0–CLK7), each configurable to 2.5 kHz–200 MHz |
| Frequency Accuracy | 0 ppm synthesis error - eliminates need for post-fabrication trimming or calibration |
| VCXO Pull Range | Configurable ±240 ppm at 3.3 V - replaces external pullable crystals in synchronization-critical designs |
| Output Jitter | <70 ps pk-pk period jitter (all outputs active) - meets PCIe Gen 1 timing margin requirements |
| Supply Flexibility | Core VDD: 2.5 V or 3.3 V; per-bank VDDO: 1.8/2.5/3.3 V - enables mixed-voltage system interfacing |
| Crystal Reference | 25 MHz or 27 MHz fundamental AT-cut crystal only - no external load capacitors required for 6–10 pF CL crystals |
| I²C Interface | Standard/Fast Mode (100/400 kbps), VDDI²C = 2.25–3.63 V - compatible with most microcontroller I/O domains |
Pinout & Package
SI5351A-B06284-GTR is housed in a 20-pin QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are identical to the Si5351A 20-QFN variant per Skyworks datasheet Section 10.1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| XA, XB | Crytal oscillator input | Accepts 25/27 MHz AT-cut crystal; internal load capacitance selectable (0/6/8/10 pF) |
| SCL, SDA | I²C serial interface | Configures registers, loads frequency plans, and controls output enable/status |
| OEB | Output enable bar | Active-low global enable; pulls all outputs to high-impedance when asserted |
| VDD, VDDOA–VDDOD | Power supply rails | VDD = core logic; VDDOA–D = independent output buffer supplies for level translation |
| CLK0–CLK7 | CMOS clock outputs | Each supports programmable drive strength, rise/fall time, and spread spectrum |
| VC | VCXO control voltage | Accepts 0–VDD tuning voltage; enables ±240 ppm frequency adjustment with linear response |
Key Features
| Feature | Design Value |
|---|---|
| Per-output spread spectrum | Reduces EMI by enabling independent down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) on any output |
| Glitchless frequency change | Enables runtime clock reconfiguration without output interruption - critical for dynamic power management |
| Static phase offset control | Adjusts relative phase between outputs in 333 ps steps - supports skew alignment in multi-lane interfaces |
| HCSL-compatible swing | Configurable output drive achieves ~800 mVpp differential swing - interoperable with HCSL receivers without external termination |
| Low-power operation | 27 mA typical supply current with all 8 outputs enabled at 3.3 V - suitable for battery-backed or thermally constrained systems |
Applications
| Audio/Video Timing | Networking Equipment |
|---|---|
Use Scenario: Generating synchronized sample clocks for multi-channel audio codecs and HDMI video transmitters in set-top boxes. IC Role / Device Role / Timing Role: Provides four independent, low-jitter clocks (e.g., 24.576 MHz, 48 MHz, 74.25 MHz, 125 MHz) with precise phase relationships. Use Value: Eliminates four discrete oscillators and reduces board area by >60% while maintaining <70 ps jitter compliance for AES3 and HDMI CTS. | Use Scenario: Clocking Ethernet PHYs, packet processors, and SerDes lanes in residential gateways and SOHO switches. IC Role / Device Role / Timing Role: Delivers PCIe Gen 1 reference (100 MHz), RGMII (125 MHz), and auxiliary clocks (25/50 MHz) from single device. Use Value: Meets PCIe Gen 1 jitter spec (<1.5 ps RMS) and simplifies layout by removing multiple clock sources and associated filtering. |
| Laser Range Finder | Industrial Handheld Instrumentation |
Use Scenario: Driving time-of-flight measurement circuits requiring ultra-stable trigger and sampling clocks. IC Role / Device Role / Timing Role: Generates matched 125 MHz transmit and 250 MHz sampling clocks with sub-1 ns inter-clock skew. Use Value: Enables 1 cm distance resolution via deterministic phase alignment - no external delay lines or FPGA-based deskew needed. | Use Scenario: Providing system clocks, ADC sampling clocks, and display refresh signals in portable test meters and data loggers. IC Role / Device Role / Timing Role: Supplies 3.3 V CMOS clocks at 16.384 MHz (UART), 10 MHz (calibration reference), and 32.768 kHz (RTC) from one IC. Use Value: Reduces BOM count by 3 components and improves long-term stability vs. discrete crystals (±20 ppm vs. ±50 ppm). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5351B-B-GM | Same 20-QFN package and 8-output capability, but includes full VCXO functionality with wider tuning range (±240 ppm) and dual-PLL architecture | Required where synchronous clock locking to external voltage control is needed - e.g., frequency-agile RF subsystems | Select SI5351A-B06284-GTR when only free-running clock generation is required; choose Si5351B-B-GM if VCXO tuning must be actively controlled during operation |
| CDCE906PWR | 6-output, 3.3 V-only clock generator with integrated PLL; lacks VCXO, spread spectrum, and per-output drive control | Suitable for fixed-frequency fanout applications without jitter reduction or voltage translation needs | Choose CDCE906PWR only for legacy designs requiring pin compatibility with TI's older clock trees; SI5351A-B06284-GTR offers superior flexibility and lower jitter |
Compared with Si5351B-B-GM, SI5351A-B06284-GTR omits VCXO tuning but retains identical frequency synthesis accuracy, jitter performance, and I²C programmability - making it optimal for cost-sensitive, free-running clock replacement. Against CDCE906PWR, it adds 2 extra outputs, spread spectrum, and 1.8 V output support - enabling next-generation low-power designs.
Availability
SI5351A-B06284-GTR is available at Aetrix Electronics and suitable for networking equipment, audio/video timing systems, and industrial handheld instrumentation requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SI5351A-B06284-GTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog products.
The Si5351 family was engineered to replace discrete timing components in space-constrained, cost-driven applications - delivering programmable multi-frequency clock generation with zero ppm synthesis error and industry-leading jitter performance.
FAQ
What is the maximum number of unique frequencies above 112.5 MHz that SI5351A-B06284-GTR can generate simultaneously?
The SI5351A-B06284-GTR supports exactly two unique frequencies above 112.5 MHz at once - for example, 125 MHz on CLK0 and 130 MHz on CLK1. Additional outputs may replicate either of those two frequencies, but no third distinct frequency >112.5 MHz is permitted per Skyworks datasheet Table 7 note.
Does SI5351A-B06284-GTR require external load capacitors for a 25 MHz crystal?
No. SI5351A-B06284-GTR integrates programmable internal load capacitance (0, 6, 8, or 10 pF) and is designed to operate directly with standard 25 MHz or 27 MHz AT-cut crystals having 6–10 pF load requirements - eliminating external capacitors. Crystals requiring 12 pF CL need ≤2 pF additional external capacitance.
Can SI5351A-B06284-GTR generate HCSL-compatible output levels?
Yes. SI5351A-B06284-GTR supports HCSL-compatible swing through programmable output drive strength and termination configuration. When configured for high-drive mode (50 Ω output impedance) and loaded with 50 Ω to VDD/2, it delivers ~800 mVpp differential swing - meeting HCSL receiver input thresholds without external components.
What is the guaranteed period jitter performance of SI5351A-B06284-GTR under worst-case conditions?
Per Skyworks datasheet Table 7, SI5351A-B06284-GTR guarantees ≤155 ps pk-pk period jitter when all eight outputs are active in the 20-QFN package. This specification applies at default high-drive strength (50 Ω), 3.3 V VDDO, and with 5 pF load - representing real-world worst-case frequency plans.
Is SI5351A-B06284-GTR pin-compatible with other Si5351 variants like Si5351B or Si5351C?
Yes - SI5351A-B06284-GTR shares identical pinout and package (20-QFN) with Si5351B and Si5351C variants. However, functional differences exist: SI5351A lacks VCXO and CLKIN inputs, so pins VC and CLKIN are no-connects and must remain unconnected in PCB layout.
SI5351A-B06284-GTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5351A-B06284-GTR FAQ
1.How can I place an order for SI5351A-B06284-GTR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5351A-B06284-GTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5351A-B06284-GTR reliable?
The price and inventory of SI5351A-B06284-GTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351A-B06284-GTR is usually 5 days.
3.What payment methods are accepted for SI5351A-B06284-GTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351A-B06284-GTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5351A-B06284-GTR?
SI5351A-B06284-GTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5351A-B06284-GTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5351A-B06284-GTR?
For technical support, including SI5351A-B06284-GTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351A-B06284-GTR requirements.
6.How does Aetrix verify that SI5351A-B06284-GTR is sourced from the original manufacturer or authorized distributors?
All SI5351A-B06284-GTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351A-B06284-GTR meets industry standards.
7.What is the process for return or replacement of SI5351A-B06284-GTR?
All SI5351A-B06284-GTR units undergo pre-shipment inspection (PSI). If there is an issue with SI5351A-B06284-GTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5351A-B06284-GTR part is unused and in its original packaging.
Return procedure for SI5351A-B06284-GTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5351A-B06284-GTR Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
