Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5351A-B06398-GTR

Name: SI5351A-B06398-GTR
Brand: Skyworks Solutions Inc.
SKU: SI5351A-B06398-GTR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5351A-B06398-GTR

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5351A-B06398-GTR.pdf

Description:: I2C PROG, ANY FREQUENCY, ANY OUT

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,592

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5351A-B06398-GTR from Skyworks Solutions is an I²C-programmable, 8-output CMOS clock generator with integrated VCXO, designed to replace crystals, crystal oscillators, and discrete PLLs in cost-sensitive embedded systems. It delivers up to eight independent, non-integer-related frequencies from 2.5 kHz to 200 MHz with 0 ppm synthesis error, operates from a 25/27 MHz crystal, and supports 1.8/2.5/3.3 V output voltage levels for mixed-signal timing in audio/video equipment and networking gear.

For engineers reviewing the SI5351A-B06398-GTR datasheet, SI5351A-B06398-GTR pinout, SI5351A-B06398-GTR application, or SI5351A-B06398-GTR equivalent, this device offers verified VCXO linearity (±5% gain error), low period jitter (<70 ps pk-pk), configurable spread spectrum per output, static phase offset control, and glitchless frequency transitions - all critical for PCIe Gen 1–compliant clocking and HCSL-compatible swing generation.

Technical Context

The SI5351A-B06398-GTR implements a dual-PLL architecture: PLL A accepts only the internal 25/27 MHz crystal reference, while PLL B functions as a VCXO with voltage-controlled tuning via the VC pin (0–VDD range). Each PLL feeds eight independent MultiSynth fractional dividers, enabling simultaneous free-running and synchronized outputs without integer-ratio constraints.

Its input stage supports crystal-only operation (no CLKIN or VC connection required), and its output stage provides per-pin programmable rise/fall time, drive strength, and level translation via separate VDDOA–VDDOD supply pins. The device requires no external loop filter or pullable crystal, and all configuration is performed over I²C using ClockBuilder Pro or register-level writes.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	8 independent CMOS clock outputs (CLK0–CLK7)
Frequency range	2.5 kHz to 200 MHz per output; two unique frequencies >112.5 MHz allowed simultaneously
Period jitter	<70 ps pk-pk (typical, all outputs active, default drive)
VCXO tuning range	Configurable ±30 to ±240 ppm at 3.3 V supply; linear gain 18–150 ppm/V
Supply voltages	Core VDD: 2.25–2.75 V or 3.0–3.6 V; Output VDDOx: 1.71–1.89 V, 2.25–2.75 V, or 3.0–3.6 V (independent per bank)
I²C interface	Standard/Fast mode (100/400 kbps); supports A0 address pin for multi-device bus
Crystal reference	25 MHz or 27 MHz AT-cut crystal only; internal load capacitance selectable (0/6/8/10 pF)

Pinout & Package

SI5351A-B06398-GTR is housed in a 20-pin QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin assignments are validated per Skyworks Si5351A 20-pin QFN specification (Rev. 1.3, Section 10.1).

Pin/Terminal	Circuit Role	Design Meaning
XA, XB	Crystal oscillator inputs	Accept 25/27 MHz AT-cut crystal; internal load caps eliminate need for external C_L in most cases
SCL, SDA, A0	I²C configuration interface	A0 sets LSB of I²C address (0x60 or 0x61); SCL/SDA support standard/fast mode with Schmitt-trigger inputs
VDD, VDDOA–VDDOD	Power supply rails	VDD powers core logic; VDDOA–VDDOD independently set output voltage levels per group (R0–R3)
CLK0–CLK7	Dedicated CMOS clock outputs	Each output supports programmable duty cycle (45–55%), rise/fall time, spread spectrum, and phase offset
OEB	Output enable (active-low)	Hardware global disable of all clocks; overrides I²C register settings for fast power-down
VC	VCXO control voltage input	Accepts 0–VDD analog tuning signal; enables frequency pulling without external varactor or crystal

Key Features

Feature	Design Value
0 ppm frequency synthesis error	MultiSynth fractional divider architecture ensures exact output frequencies without rounding or drift
Per-output spread spectrum	Selectable down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) at 31.5 kHz modulation rate
Glitchless frequency changes	Hardware-assisted reconfiguration avoids clock interruptions during runtime updates
Static phase offset control	Programmable 333 ps/step delay per output enables precise inter-clock alignment for DDR or SerDes applications
Low-power operation	27 mA typical supply current with all 8 outputs enabled at 3.3 V; excellent PSRR eliminates external LDO filtering

Applications

Audio/Video Timing	Networking Equipment
Use Scenario: Generating synchronous pixel clocks (74.25 MHz), audio master clocks (24.576 MHz), and HDMI TMDS clocks (125 MHz) in AV receivers and projectors. IC Role / Device Role / Timing Role: Single-chip multi-domain clock source replacing multiple crystals and oscillators across video, audio, and interface subsystems. Use Value: Eliminates board space and BOM cost of 4+ discrete timing devices while ensuring deterministic phase relationships between domains.	Use Scenario: Providing PCIe Gen 1 reference clocks (100 MHz), Ethernet PHY clocks (25/125 MHz), and management controller clocks (33.333 MHz) in residential gateways and switches. IC Role / Device Role / Timing Role: I²C-configurable clock generator meeting PCIe Gen 1 jitter compliance (<100 ps pk-pk) and IEEE 802.3 requirements. Use Value: Enables factory or field firmware-based clock reconfiguration without hardware change, supporting multi-vendor PHY interoperability.
Industrial Instrumentation	Laser Range Finding
Use Scenario: Delivering precise trigger clocks (28.322 MHz), ADC sampling clocks (48 MHz), and display refresh clocks (33.333 MHz) in handheld test meters and oscilloscopes. IC Role / Device Role / Timing Role: Low-jitter, multi-frequency clock source with independent voltage domains for mixed-signal SoC interfaces. Use Value: Reduces EMI through per-output spread spectrum and meets stringent <95 ps pk-pk jitter spec for 16-bit ADC sampling.	Use Scenario: Generating high-accuracy time-of-flight measurement clocks (125 MHz) and laser driver modulation clocks (22.5792 MHz) in compact LiDAR modules. IC Role / Device Role / Timing Role: VCXO-based clock generator enabling closed-loop frequency stabilization against temperature drift in optical subsystems. Use Value: Achieves ±240 ppm VCXO pull range with <5% linearity error, allowing real-time compensation without recalibration.

Audio/Video Timing

Networking Equipment

Use Scenario: Generating synchronous pixel clocks (74.25 MHz), audio master clocks (24.576 MHz), and HDMI TMDS clocks (125 MHz) in AV receivers and projectors.

IC Role / Device Role / Timing Role: Single-chip multi-domain clock source replacing multiple crystals and oscillators across video, audio, and interface subsystems.

Use Value: Eliminates board space and BOM cost of 4+ discrete timing devices while ensuring deterministic phase relationships between domains.

Use Scenario: Providing PCIe Gen 1 reference clocks (100 MHz), Ethernet PHY clocks (25/125 MHz), and management controller clocks (33.333 MHz) in residential gateways and switches.

IC Role / Device Role / Timing Role: I²C-configurable clock generator meeting PCIe Gen 1 jitter compliance (<100 ps pk-pk) and IEEE 802.3 requirements.

Use Value: Enables factory or field firmware-based clock reconfiguration without hardware change, supporting multi-vendor PHY interoperability.

Industrial Instrumentation

Laser Range Finding

Use Scenario: Delivering precise trigger clocks (28.322 MHz), ADC sampling clocks (48 MHz), and display refresh clocks (33.333 MHz) in handheld test meters and oscilloscopes.

IC Role / Device Role / Timing Role: Low-jitter, multi-frequency clock source with independent voltage domains for mixed-signal SoC interfaces.

Use Value: Reduces EMI through per-output spread spectrum and meets stringent <95 ps pk-pk jitter spec for 16-bit ADC sampling.

Use Scenario: Generating high-accuracy time-of-flight measurement clocks (125 MHz) and laser driver modulation clocks (22.5792 MHz) in compact LiDAR modules.

IC Role / Device Role / Timing Role: VCXO-based clock generator enabling closed-loop frequency stabilization against temperature drift in optical subsystems.

Use Value: Achieves ±240 ppm VCXO pull range with <5% linearity error, allowing real-time compensation without recalibration.

Equivalent & Alternatives

The following parts are listed as comparable options for similar clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5351B-B-GM	Includes VCXO + CLKIN capability; SI5351A-B06398-GTR lacks CLKIN input and VCXO tuning	Required when external reference synchronization (e.g., GPS-disciplined clock) or wide-range voltage tuning is needed	Choose SI5351B-B-GM if system requires both crystal and external clock reference flexibility or wider VCXO pull range
Si5341-A06398-GM	Higher-performance 10-output clock generator with sub-50 fs RMS jitter; supports JESD204B and PCIe Gen 4	Targeted at high-speed serial data converters and server-grade timing where SI5351A-B06398-GTR's 70 ps jitter is insufficient	Choose Si5341-A06398-GM only when design demands <100 fs jitter or >200 MHz output frequencies

Compared with SI5351B-B-GM, SI5351A-B06398-GTR offers lower cost and simpler crystal-only operation but sacrifices external reference input and extended VCXO tuning. Compared with Si5341-A06398-GM, it trades ultra-low jitter and advanced protocol support for reduced footprint, power, and price in mid-tier consumer and industrial applications.

Availability

SI5351A-B06398-GTR is available at Aetrix Electronics and suitable for audio/video equipment, networking/communication gear, and industrial instrumentation requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.

Supply support for SI5351A-B06398-GTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, mobile, infrastructure, and timing solutions with emphasis on high integration and performance-per-watt efficiency.

The Si5351 family was engineered to replace discrete timing components in cost-sensitive, space-constrained applications - delivering programmable multi-frequency clock generation with VCXO stability, without requiring custom crystal pulls or external PLL loop filters.

FAQ

What is the maximum number of unique frequencies above 112.5 MHz that SI5351A-B06398-GTR can generate simultaneously?

The SI5351A-B06398-GTR supports exactly two unique frequencies above 112.5 MHz at the same time - for example, 125 MHz on CLK0 and 130 MHz on CLK1. Additional outputs may replicate those frequencies (e.g., 125 MHz on CLK2–CLK3), but no third distinct frequency >112.5 MHz is permitted per Skyworks Rev. 1.3 specification (Table 7 note).

Does SI5351A-B06398-GTR support external clock input (CLKIN) functionality?

No. SI5351A-B06398-GTR is the Si5351A variant, which uses only the internal 25/27 MHz crystal reference (XA/XB) and does not include CLKIN or VCXO circuitry. Its functional block diagram shows only one PLL (PLL A) driven by the oscillator; CLKIN and VC pins are unconnected and unused in this part number.

What output voltage levels does SI5351A-B06398-GTR support, and how are they configured?

SI5351A-B06398-GTR supports three output voltage domains: 1.8 V, 2.5 V, and 3.3 V. These are set independently per output group via dedicated VDDOA–VDDOD supply pins - not through registers. Each VDDO rail powers a pair of outputs (e.g., VDDOA powers CLK0/CLK1), and must be externally biased to the desired level before device operation.

Can SI5351A-B06398-GTR generate HCSL-compatible output swings?

Yes. SI5351A-B06398-GTR supports HCSL-compatible swing through programmable output drive strength and termination control. When configured with 50 Ω output impedance and appropriate VDDO (e.g., 1.8 V), it meets HCSL voltage thresholds (V_OH ≥ 0.75 V, V_OL ≤ 0.25 V) and edge rates required for PCIe Gen 1 and SATA applications per Skyworks documentation.

Is SI5351A-B06398-GTR pin-compatible with other Si5351 variants like Si5351B or Si5351C?

Yes - all Si5351A/B/C variants in the 20-QFN package share identical pinouts and footprint, including SI5351A-B06398-GTR. However, unused pins (e.g., CLKIN, VC on Si5351A) must remain unconnected or tied to valid logic levels per datasheet guidance; no electrical compatibility is implied for those signals.

SI5351A-B06398-GTR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5351A-B06398-GTR FAQ

1.How can I place an order for SI5351A-B06398-GTR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5351A-B06398-GTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5351A-B06398-GTR reliable?

The price and inventory of SI5351A-B06398-GTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351A-B06398-GTR is usually 5 days.

3.What payment methods are accepted for SI5351A-B06398-GTR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351A-B06398-GTR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5351A-B06398-GTR?

SI5351A-B06398-GTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5351A-B06398-GTR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5351A-B06398-GTR?

For technical support, including SI5351A-B06398-GTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351A-B06398-GTR requirements.

6.How does Aetrix verify that SI5351A-B06398-GTR is sourced from the original manufacturer or authorized distributors?

All SI5351A-B06398-GTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351A-B06398-GTR meets industry standards.

7.What is the process for return or replacement of SI5351A-B06398-GTR?

All SI5351A-B06398-GTR units undergo pre-shipment inspection (PSI). If there is an issue with SI5351A-B06398-GTR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5351A-B06398-GTR part is unused and in its original packaging.

Return procedure for SI5351A-B06398-GTR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…