Skyworks Solutions Inc. SI5351A-B06486-GTR
- Part No.:
- SI5351A-B06486-GTR
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5351A-B06486-GTR.pdf
- Description:
- I2C PROG, ANY FREQUENCY, ANY OUT
- Quantity:
- Payment:

- Shipping:

Inventory:4,635
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5351A-B06486-GTR from Skyworks Solutions is an I²C-programmable, 8-output CMOS clock generator with integrated VCXO, designed to replace crystals, crystal oscillators, and discrete PLLs in cost-sensitive embedded systems. It delivers up to eight independent, non-integer-related frequencies from 2.5 kHz to 200 MHz with 0 ppm synthesis error, operates from a 25/27 MHz crystal, and supports 1.8/2.5/3.3 V output voltage levels per bank for mixed-signal timing in networking and audio/video equipment.
For engineers reviewing the SI5351A-B06486-GTR datasheet, SI5351A-B06486-GTR pinout, SI5351A-B06486-GTR application, or SI5351A-B06486-GTR equivalent, this device offers precise multi-frequency synthesis, programmable spread spectrum, glitchless frequency switching, static phase offset control, and configurable rise/fall times - all critical for PCIe Gen 1–compliant clocking, HCSL-compatible interfaces, and low-jitter system synchronization.
Technical Context
The SI5351A-B06486-GTR implements a dual-PLL architecture (PLLA + PLLB) with high-resolution MultiSynth fractional dividers per output, enabling independent frequency synthesis on all eight outputs. Its VCXO path uses a highly linear tuning curve (±5% linearity, 18–150 ppm/V gain) referenced to the same 25/27 MHz crystal, eliminating external pullable crystals while maintaining ±240 ppm total pull range.
Each output features separate VDDO supply pins (1.8/2.5/3.3 V), programmable drive strength, and adjustable delay. The device supports I²C configuration at up to 400 kbps, includes OEB (output enable) and SSEN (spread spectrum enable) control pins, and achieves <70 ps pk-pk period jitter (typ.) under full 8-output load with default drive strength.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | 8 independent CMOS clock outputs (CLK0–CLK7) |
| Frequency range | 2.5 kHz to 200 MHz per output; only two unique frequencies >112.5 MHz simultaneously |
| Frequency accuracy | 0 ppm synthesis error (exact fractional divider-based generation) |
| Period jitter (pk-pk) | 70 ps typical (20-QFN, all 8 outputs active, default drive) |
| VCXO pull range | Configurable ±30 to ±240 ppm (at VDD = 3.3 V) |
| Supply flexibility | Core VDD: 2.25–2.75 V or 3.0–3.6 V; per-bank VDDO: 1.71–1.89 V / 2.25–2.75 V / 3.0–3.6 V |
| I²C interface | Standard/Fast mode (100/400 kbps); supports register-level configuration and real-time reprogramming |
Pinout & Package
SI5351A-B06486-GTR is housed in a 20-pin QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Skyworks Rev. 1.3 datasheet Section 10.1 (Si5351A 20-pin QFN).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| XA, XB | Crytal oscillator input | Accepts 25 or 27 MHz AT-cut crystal; internal load capacitance selectable (0/6/8/10 pF) |
| SCL, SDA | I²C serial interface | Configures registers, enables dynamic frequency updates without reset |
| OEB | Output enable control | Active-low global enable; disables all CLK outputs when high |
| VDD, VDDOA–VDDOD | Power supply rails | VDD = core logic; VDDOA–D = independent output buffer supplies (1.8/2.5/3.3 V per bank) |
| CLK0–CLK7 | CMOS clock outputs | Eight programmable outputs; each supports spread spectrum, phase offset, and rise/fall control |
| GND, EPAD | Ground reference & thermal path | EPAD must be soldered to PCB ground plane for thermal and EMI performance |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth fractional synthesis | Enables exact frequency generation (e.g., 24.576 MHz, 74.25 MHz, 125 MHz) without external components |
| Per-output spread spectrum | Selectable down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) to reduce EMI peak emissions |
| Glitchless frequency change | Atomic register updates prevent clock interruptions during runtime reconfiguration |
| Static phase offset control | Adjustable 333 ps/step phase shift between any two outputs for skew alignment in parallel buses |
| Programmable rise/fall time | Configurable edge rates (1–1.5 ns typ. at 5 pF) to match signal integrity requirements of target receivers |
Applications
| Audio/Video Timing | Networking Equipment |
|---|---|
Use Scenario: Generating synchronous sample clocks (e.g., 24.576 MHz, 48 MHz, 74.25 MHz) for ADC/DAC, HDMI, and SPDIF interfaces in AV receivers and set-top boxes. IC Role / Device Role / Timing Role: Primary multi-frequency clock source replacing multiple discrete oscillators and fanout buffers. Use Value: Eliminates board space and BOM cost of 4–6 individual crystals/oscillators while ensuring deterministic inter-clock phase relationships. |
Use Scenario: Providing PCIe Gen 1 reference clocks (100 MHz), Ethernet PHY clocks (25/125 MHz), and management controller clocks (32.768 kHz) in residential gateways and switches. IC Role / Device Role / Timing Role: Single-chip clock hub delivering compliant, low-jitter clocks across multiple protocol domains. Use Value: Meets PCIe Gen 1 jitter spec (<1.5 ps RMS) and reduces layout complexity by consolidating clock distribution paths. |
| Laser Range Finder | Industrial Handheld Instrumentation |
Use Scenario: Driving time-of-flight (ToF) measurement circuits requiring precise, low-phase-noise trigger and sampling clocks (e.g., 125 MHz, 200 MHz). IC Role / Device Role / Timing Role: High-stability clock generator synchronized to internal VCXO for temperature-compensated timing accuracy. Use Value: Achieves sub-nanosecond timing resolution via <70 ps pk-pk jitter and supports VCXO tuning to compensate for crystal drift over temperature. |
Use Scenario: Supplying CPU core, display, and sensor interface clocks (e.g., 33.333 MHz, 27 MHz, 48 MHz) in battery-powered handheld test meters and data loggers. IC Role / Device Role / Timing Role: Low-power, flexible clock source enabling dynamic frequency scaling and power gating per subsystem. Use Value: Reduces active current to 27 mA (8 outputs enabled) at 3.3 V and supports 1.8 V I/O for ultra-low-power MCU interfaces. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5351B-B-GM | Includes VCXO control pin (VC) and supports voltage-tuned frequency adjustment; SI5351A-B06486-GTR lacks VC pin and fixed-frequency operation only. | Required where system-level frequency pulling (e.g., for clock recovery or jitter cleanup) is needed; not suitable for pure free-running use cases. | Select Si5351B-B-GM if VCXO tuning is required; SI5351A-B06486-GTR is optimal for crystal-replacement simplicity and lowest BOM cost. |
| Si5351C-B-GM | Supports external CLKIN (10–100 MHz) as reference instead of crystal-only; adds INTR interrupt pin and CLKIN input buffer. | Used when synchronizing to an existing system clock (e.g., from FPGA or SoC) rather than using a local crystal. | Choose Si5351C-B-GM for master-slave clock architectures; SI5351A-B06486-GTR is preferred for standalone, crystal-based designs with no external reference. |
Compared with SI5351B-B-GM and SI5351C-B-GM, SI5351A-B06486-GTR provides the simplest crystal-replacement solution with no VC or CLKIN dependencies - reducing design validation effort, component count, and layout sensitivity while retaining full 8-output programmability and 0 ppm synthesis accuracy.
Availability
SI5351A-B06486-GTR is available at Aetrix Electronics and suitable for networking equipment, audio/video timing systems, and industrial instrumentation requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for SI5351A-B06486-GTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for wireless infrastructure, automotive, and industrial markets.
The SI5351A-B06486-GTR belongs to Skyworks' Si5351 family of I²C-programmable clock generators, engineered specifically to replace multiple discrete timing components in space-constrained, cost-sensitive embedded systems while delivering high-frequency flexibility and low jitter.
FAQ
What is the maximum number of unique frequencies above 112.5 MHz that SI5351A-B06486-GTR can generate simultaneously?
The SI5351A-B06486-GTR supports only two unique frequencies above 112.5 MHz at the same time - for example, 125 MHz on CLK0 and 130 MHz on CLK1. Additional outputs above 112.5 MHz must duplicate one of those two frequencies (e.g., CLK2 and CLK3 also at 125 MHz). This limitation arises from internal PLL bandwidth and MultiSynth divider resolution constraints documented in Skyworks Rev. 1.3 datasheet Table 7.
Does SI5351A-B06486-GTR support HCSL-compatible output swing?
Yes, SI5351A-B06486-GTR supports HCSL-compatible output swing through programmable drive strength and termination control. When configured with 50 Ω output impedance and appropriate VDDO (e.g., 1.8 V), its output meets HCSL voltage thresholds (VOH ≥ 0.75 V, VOL ≤ 0.25 V) and edge rate requirements per Skyworks Application Note AN551 and datasheet Section 4.3.
Can SI5351A-B06486-GTR operate from a 2.5 V core supply and 1.8 V output supplies simultaneously?
Yes, SI5351A-B06486-GTR supports independent supply rails: VDD may be set to 2.5 V (2.25–2.75 V range), while VDDOA–VDDOD can each be independently biased at 1.8 V (1.71–1.89 V range). This allows direct interfacing with 1.8 V FPGAs or processors without level shifters, as confirmed in Table 3 (Recommended Operating Conditions) of the Skyworks datasheet.
Is external load capacitance required when using a 10 pF crystal with SI5351A-B06486-GTR?
No external load capacitance is required for a 10 pF crystal: SI5351A-B06486-GTR includes programmable internal load capacitance (0/6/8/10 pF) selectable via register 183 bits 7:6. A 10 pF crystal connects directly to XA/XB with internal 10 pF loading enabled, eliminating external capacitors and simplifying layout - per Skyworks AN551 and datasheet Section 4.1.1.
What is the typical power-up time for SI5351A-B06486-GTR to deliver valid clock outputs?
The typical power-up time for SI5351A-B06486-GTR is 2 ms (maximum 10 ms) from VDD reaching VDDmin to stable output clocks, measured with CL = 5 pF and fCLKn > 1 MHz. In PLL bypass mode - used for crystal oscillator emulation - startup time reduces to 0.5 ms (max 1 ms), as specified in Table 5 (AC Characteristics) of the Skyworks datasheet.
SI5351A-B06486-GTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5351A-B06486-GTR FAQ
1.How can I place an order for SI5351A-B06486-GTR through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5351A-B06486-GTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5351A-B06486-GTR reliable?
The price and inventory of SI5351A-B06486-GTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351A-B06486-GTR is usually 5 days.
3.What payment methods are accepted for SI5351A-B06486-GTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351A-B06486-GTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5351A-B06486-GTR?
SI5351A-B06486-GTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5351A-B06486-GTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5351A-B06486-GTR?
For technical support, including SI5351A-B06486-GTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351A-B06486-GTR requirements.
6.How does Aetrix verify that SI5351A-B06486-GTR is sourced from the original manufacturer or authorized distributors?
All SI5351A-B06486-GTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351A-B06486-GTR meets industry standards.
7.What is the process for return or replacement of SI5351A-B06486-GTR?
All SI5351A-B06486-GTR units undergo pre-shipment inspection (PSI). If there is an issue with SI5351A-B06486-GTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5351A-B06486-GTR part is unused and in its original packaging.
Return procedure for SI5351A-B06486-GTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5351A-B06486-GTR Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
