Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5351A-B06527-GM

Name: SI5351A-B06527-GM
Brand: Skyworks Solutions Inc.
SKU: SI5351A-B06527-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5351A-B06527-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5351A-B06527-GM.pdf

Description:: I2C PROG, ANY FREQUENCY, ANY OUT

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,679

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5351A-B06527-GM from Skyworks Solutions is an I²C-programmable, 8-output CMOS clock generator with integrated crystal oscillator (no external VCXO), supporting frequencies from 2.5 kHz to 200 MHz per output, 0 ppm synthesis error, and independent 1.8/2.5/3.3 V output supply rails. It replaces crystals, crystal oscillators, and fanout buffers in audio/video equipment and residential gateways.

For engineers reviewing the SI5351A-B06527-GM datasheet, SI5351A-B06527-GM pinout, SI5351A-B06527-GM application, or SI5351A-B06527-GM equivalent, key selection criteria include its 20-QFN-20 package, 8 free-running outputs, 25/27 MHz crystal reference requirement, <70 ps pk-pk period jitter, and absence of VCXO tuning capability compared to Si5351B variants.

Technical Context

The SI5351A-B06527-GM implements a dual-PLL architecture with one PLL (PLLA) driven by a 25 or 27 MHz crystal via XA/XB pins and no VCXO path. Its eight MultiSynth fractional dividers operate independently, enabling non-integer-related output frequencies up to 200 MHz with exact synthesis and static phase offset control.

It supports I²C configuration (100/400 kbps), programmable rise/fall times, spread spectrum on each output (±0.1–±1.5% deviation at 31.5 kHz), and glitchless frequency changes. Core VDD is 2.5/3.3 V; each output bank (VDDOA–VDDOD) is independently configurable for 1.8/2.5/3.3 V logic levels.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	8 independent CMOS clock outputs (CLK0–CLK7)
Frequency range	2.5 kHz to 200 MHz per output; only two unique frequencies >112.5 MHz simultaneously
Reference input	25 or 27 MHz fundamental-mode AT-cut crystal only (no CLKIN or VC support)
Period jitter	<70 ps pk-pk (typical, all 8 outputs active, default drive strength)
Supply voltages	Core VDD: 2.5 V or 3.3 V; Output banks: 1.8/2.5/3.3 V selectable per bank
I²C interface	Standard/Fast mode (100/400 kbps); SDA/SCL compatible with 2.25–3.63 V pull-up
Package	20-pin QFN (4 mm × 4 mm, 0.5 mm pitch, exposed thermal pad)

Pinout & Package

SI5351A-B06527-GM is housed in a 20-pin QFN (4 mm × 4 mm) with exposed thermal pad. Pin functions are defined per the Si5351A 20-pin QFN specification (Rev. 1.3, Section 10.1).

Pin/Terminal	Circuit Role	Design Meaning
VDD	Core supply	2.5 V or 3.3 V digital core power; must be powered before or concurrently with VDDOx
VDDOA–VDDOD	Output buffer supplies	Four independent 1.8/2.5/3.3 V rails for CLK0–CLK7 groups (2 outputs per rail)
CLK0–CLK7	Differential-capable CMOS outputs	Eight programmable clock outputs; each supports HCSL-compatible swing and spread spectrum
XA, XB	Crystal oscillator inputs	Connects to 25/27 MHz AT-cut crystal; internal load capacitance selectable (0/6/8/10 pF)
SCL, SDA	I²C configuration interface	Two-wire bus for register programming; supports standard/fast mode up to 400 kbps
OEB	Output enable control	Active-low global output disable; enables fast power-down of all clocks (TOE ≤ 10 µs)
A0	I²C address LSB	Configures device I²C address (0x60 or 0x61); tied high/low externally
GND	Ground reference	Common return for core, outputs, and crystal; connects to exposed thermal pad

Key Features

Feature	Design Value
Exact frequency synthesis	0 ppm error per output via fractional MultiSynth dividers - eliminates need for multiple crystals
Independent output voltage rails	VDDOA–VDDOD allow mixed-voltage system interfacing (e.g., 1.8 V FPGA + 3.3 V MCU clocks)
Glitchless reprogramming	Frequency, phase, and spread spectrum parameters updated without clock interruption
Programmable output edge rates	Rise/fall time control reduces EMI and matches receiver input requirements
Low-power operation	27 mA typical supply current with all 8 outputs enabled at 3.3 V - suitable for power-constrained designs

Applications

Audio/Video Timing	Residential Gateway Clocking
Use Scenario: Generating precise, non-integer-related pixel clocks (e.g., 74.25 MHz), audio sample clocks (24.576 MHz), and HDMI TMDS clocks in set-top boxes and AV receivers. IC Role / Device Role / Timing Role: Primary clock source replacing multiple discrete crystals and oscillators across video, audio, and interface domains. Use Value: Reduces BOM count and board space while ensuring deterministic inter-clock phase relationships for jitter-sensitive video pipelines.	Use Scenario: Providing synchronized clocks for CPU, Ethernet PHY, Wi-Fi SoC, and USB controller in home broadband gateways. IC Role / Device Role / Timing Role: Centralized clock generator delivering 8 independent frequencies from a single 27 MHz crystal. Use Value: Eliminates timing skew between subsystems and simplifies layout by removing multiple crystal placements and associated load caps.
Laser Range Finder	Handheld Instrumentation
Use Scenario: Driving time-of-flight measurement circuits requiring ultra-stable, low-jitter clocks (e.g., 125 MHz sampling clock) and auxiliary timing signals. IC Role / Device Role / Timing Role: High-precision clock source for ADC sampling and digital signal processing blocks. Use Value: <70 ps pk-pk period jitter ensures sub-nanosecond timing resolution critical for centimeter-level distance accuracy.	Use Scenario: Supplying configurable clocks to microcontrollers, sensors, and display drivers in portable test equipment with varying voltage domains. IC Role / Device Role / Timing Role: Flexible clock hub enabling dynamic frequency scaling and mixed-voltage operation. Use Value: Independent VDDO rails allow direct interface to 1.8 V sensors and 3.3 V displays without level shifters.

Audio/Video Timing

Residential Gateway Clocking

Use Scenario: Generating precise, non-integer-related pixel clocks (e.g., 74.25 MHz), audio sample clocks (24.576 MHz), and HDMI TMDS clocks in set-top boxes and AV receivers.

IC Role / Device Role / Timing Role: Primary clock source replacing multiple discrete crystals and oscillators across video, audio, and interface domains.

Use Value: Reduces BOM count and board space while ensuring deterministic inter-clock phase relationships for jitter-sensitive video pipelines.

Use Scenario: Providing synchronized clocks for CPU, Ethernet PHY, Wi-Fi SoC, and USB controller in home broadband gateways.

IC Role / Device Role / Timing Role: Centralized clock generator delivering 8 independent frequencies from a single 27 MHz crystal.

Use Value: Eliminates timing skew between subsystems and simplifies layout by removing multiple crystal placements and associated load caps.

Laser Range Finder

Handheld Instrumentation

Use Scenario: Driving time-of-flight measurement circuits requiring ultra-stable, low-jitter clocks (e.g., 125 MHz sampling clock) and auxiliary timing signals.

IC Role / Device Role / Timing Role: High-precision clock source for ADC sampling and digital signal processing blocks.

Use Value: <70 ps pk-pk period jitter ensures sub-nanosecond timing resolution critical for centimeter-level distance accuracy.

Use Scenario: Supplying configurable clocks to microcontrollers, sensors, and display drivers in portable test equipment with varying voltage domains.

IC Role / Device Role / Timing Role: Flexible clock hub enabling dynamic frequency scaling and mixed-voltage operation.

Use Value: Independent VDDO rails allow direct interface to 1.8 V sensors and 3.3 V displays without level shifters.

Equivalent & Alternatives

The following parts are listed as comparable options for similar clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5351B-B-GM	Includes VCXO with 0–VDD VC input and ±240 ppm pull range; same 8-output 20-QFN package	Required where clock synchronization to external control voltage (e.g., PLL lock loop) is needed	Select Si5351B-B-GM if VCXO tuning is required; SI5351A-B06527-GM is optimal for fixed-frequency crystal-replacement use cases.
Si5351C-B-GM	Supports external CLKIN (10–100 MHz) instead of crystal; no VC or internal oscillator	Used when system already provides a stable reference clock and crystal placement is undesirable	Choose Si5351C-B-GM when leveraging existing system clock; SI5351A-B06527-GM avoids CLKIN routing complexity and crystal cost.

Compared with Si5351B-B-GM and Si5351C-B-GM, SI5351A-B06527-GM offers lowest BOM cost and simplest layout by integrating the crystal oscillator without VCXO or CLKIN circuitry - ideal for cost-sensitive, crystal-replacement applications where frequency stability is fixed.

Availability

SI5351A-B06527-GM is available at Aetrix Electronics and suitable for audio/video equipment, residential gateways, laser range finders, and handheld instrumentation requiring stable component supply and long-term design continuity.

Supply support for SI5351A-B06527-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.

The Si5351 family is designed as highly flexible, low-cost clock generators targeting crystal and oscillator replacement in cost-sensitive consumer, networking, and embedded systems - with SI5351A-B06527-GM optimized for 8-output, crystal-based, non-tunable applications.

FAQ

What is the reference clock requirement for SI5351A-B06527-GM?

The SI5351A-B06527-GM requires a 25 MHz or 27 MHz fundamental-mode AT-cut crystal connected to XA and XB pins. It does not accept external CLKIN or VC signals. Internal load capacitance (0/6/8/10 pF) can be configured via register 183 to match crystal specifications, eliminating need for external load capacitors in most cases.

Does SI5351A-B06527-GM support VCXO functionality?

No, SI5351A-B06527-GM does not support VCXO functionality. It is the Si5351A variant, which contains only an internal crystal oscillator and lacks the VC pin and associated VCXO circuitry found in Si5351B devices. Frequency tuning must be performed exclusively via I²C register writes - no analog voltage control is possible.

What is the maximum number of unique high-frequency outputs supported by SI5351A-B06527-GM?

The SI5351A-B06527-GM supports up to two unique output frequencies above 112.5 MHz simultaneously (e.g., 125 MHz on CLK0 and 130 MHz on CLK1). Additional outputs above 112.5 MHz must duplicate one of those two frequencies - this limitation arises from internal PLL bandwidth and divider resource constraints.

How is power supply sequencing handled for SI5351A-B06527-GM?

For SI5351A-B06527-GM, all VDDOx supply rails (VDDOA–VDDOD) must be powered up either before or at the same time as the core VDD supply. Violating this sequencing may cause undefined output behavior or increased startup time. The device draws 27 mA typical with all 8 outputs enabled at 3.3 V, and PSRR performance eliminates need for external power supply filtering.

Can SI5351A-B06527-GM generate spread spectrum clocking on individual outputs?

Yes, SI5351A-B06527-GM supports independent spread spectrum clocking (SSC) on each of its eight outputs. SSC deviation is selectable in 0.1% steps from ±0.1% to ±1.5%, with modulation rate fixed at 31.5 kHz. This feature reduces electromagnetic interference (EMI) for specific subsystems without affecting other clock domains - critical for FCC/CE compliance in compact consumer devices.

SI5351A-B06527-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Strip

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5351A-B06527-GM FAQ

1.How can I place an order for SI5351A-B06527-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5351A-B06527-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5351A-B06527-GM reliable?

The price and inventory of SI5351A-B06527-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351A-B06527-GM is usually 5 days.

3.What payment methods are accepted for SI5351A-B06527-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351A-B06527-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5351A-B06527-GM?

SI5351A-B06527-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5351A-B06527-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5351A-B06527-GM?

For technical support, including SI5351A-B06527-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351A-B06527-GM requirements.

6.How does Aetrix verify that SI5351A-B06527-GM is sourced from the original manufacturer or authorized distributors?

All SI5351A-B06527-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351A-B06527-GM meets industry standards.

7.What is the process for return or replacement of SI5351A-B06527-GM?

All SI5351A-B06527-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5351A-B06527-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5351A-B06527-GM part is unused and in its original packaging.

Return procedure for SI5351A-B06527-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…