Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5351A-B06855-GM

Name: SI5351A-B06855-GM
Brand: Skyworks Solutions Inc.
SKU: SI5351A-B06855-GM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5351A-B06855-GM

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5351A-B06855-GM.pdf

Description:: I2C PROG, ANY FREQUENCY, ANY OUT

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,174

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5351A-B06855-GM from Skyworks Solutions is an I²C-programmable 8-output CMOS clock generator with integrated crystal oscillator, generating free-running frequencies from 2.5 kHz to 200 MHz per output with 0 ppm synthesis error, low period jitter (<70 ps pk-pk), and independent 1.8/2.5/3.3 V output supply rails - used in networking equipment, audio/video systems, and embedded timing replacement applications.

For engineers reviewing the SI5351A-B06855-GM datasheet, SI5351A-B06855-GM pinout, SI5351A-B06855-GM application, or SI5351A-B06855-GM equivalent, this page delivers verified package mapping (20-QFN), confirmed 8-output architecture, VCXO-free operation, exact MultiSynth fractional divider behavior, and real-world jitter performance under full-load conditions.

Technical Context

The SI5351A-B06855-GM implements a dual-PLL architecture with one PLL (PLL A) driven by a 25/27 MHz crystal reference and no VCXO stage; all eight outputs derive from high-resolution MultiSynth fractional dividers fed by PLL A only. It lacks CLKIN input support and VC tuning capability - distinguishing it from Si5351B/C variants.

Each output supports independent configuration: spread spectrum (±0.1–±1.5% deviation at 31.5 kHz), static phase offset (333 ps/step), programmable rise/fall time, and glitchless frequency transitions. Core logic operates at 2.5/3.3 V, while each output bank (VDDOA–VDDOD) is independently configurable for 1.8/2.5/3.3 V CMOS levels.

Key Specifications

Parameter	Value and Actual Design Meaning
Outputs	8 independent CMOS clock outputs (CLK0–CLK7), each configurable to 2.5 kHz–200 MHz
Frequency Accuracy	0 ppm synthesis error - eliminates need for trimming or calibration in production
Period Jitter	<70 ps pk-pk (typ.) with all 8 outputs active - meets PCIe Gen 1 jitter requirements
Supply Flexibility	Core VDD: 2.5 V or 3.3 V; four independent VDDO rails (1.8/2.5/3.3 V) enable mixed-voltage system interfacing
Crystal Reference	25 MHz or 27 MHz AT-cut crystal only - no external VC or CLKIN support
I²C Interface	Standard/Fast Mode (100/400 kbps); supports register-level configuration and real-time reprogramming
Thermal Resistance	θJA = 74.9 °C/W (20-QFN, 2-layer board) - enables stable operation up to +85 °C ambient

Pinout & Package

SI5351A-B06855-GM is housed in a 20-pin QFN package (4 mm × 4 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are validated per Skyworks Si5351A 20-pin QFN pin description (Rev. 1.3, Section 10.1).

Pin/Terminal	Circuit Role	Design Meaning
XA, XB	Crytal oscillator input	Accepts 25/27 MHz fundamental-mode AT-cut crystal; internal load capacitance selectable (0/6/8/10 pF)
SCL, SDA	I²C serial interface	Configures registers, enables dynamic frequency updates without reset; supports multi-device bus addressing
OEB	Output enable control	Active-low global enable/disable of all clock outputs; allows power-aware clock gating in system sleep states
VDD, VDDOA–VDDOD	Power supply inputs	VDD powers core logic; VDDOA–VDDOD independently bias four output banks for voltage-level translation
CLK0–CLK7	CMOS clock outputs	Eight fully independent outputs; each supports programmable drive strength, duty cycle (45–55%), and spread spectrum
GND, EPAD	Ground and thermal pad	EPAD must be soldered to PCB ground plane for thermal dissipation and noise immunity

Key Features

Feature	Design Value
MultiSynth fractional synthesis	Generates any frequency from 2.5 kHz to 200 MHz per output with zero ppm error - replaces multiple fixed-frequency crystals
Independent output voltage rails	Four VDDO supplies (VDDOA–VDDOD) allow simultaneous 1.8 V, 2.5 V, and 3.3 V CMOS outputs - eliminates level-shifters in mixed-voltage designs
Glitchless frequency change	Hardware-managed transition between frequencies avoids clock glitches during runtime reconfiguration - critical for live video/audio clocks
Programmable spread spectrum	Per-output down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) at 31.5 kHz reduces EMI peak emissions in dense PCB layouts
Static phase offset control	333 ps/step resolution enables precise inter-output skew alignment - supports DDR source-synchronous timing and serializer/deserializer alignment

Applications

Audio/Video Timing	Networking Equipment
Use Scenario: Generating synchronized pixel clocks (74.25 MHz), audio master clocks (24.576 MHz), and HDMI TMDS clocks (125 MHz) in AV receivers and set-top boxes. IC Role / Device Role / Timing Role: Single-chip multi-domain clock source replacing discrete crystal oscillators and fanout buffers. Use Value: Eliminates 5+ discrete timing components; maintains sub-100 ps inter-clock skew across domains via programmable phase offsets.	Use Scenario: Providing reference clocks for Ethernet PHYs (25/125 MHz), USB 2.0 (48 MHz), and PCIe Gen 1 root complex (100 MHz) in residential gateways and switches. IC Role / Device Role / Timing Role: I²C-configurable clock generator meeting PCIe Gen 1 jitter spec (<1.5 ns) and IEEE 802.3 compliance. Use Value: Reduces BOM count and layout area; enables field-upgradable clock plans via firmware without hardware change.
Embedded Instrumentation	Laser Range Finder
Use Scenario: Delivering precise trigger clocks (33.333 MHz), ADC sampling clocks (28.322 MHz), and display refresh clocks (48 MHz) in handheld oscilloscopes and signal analyzers. IC Role / Device Role / Timing Role: Low-power, software-defined clock source supporting battery-operated portable instrumentation. Use Value: 27 mA typical supply current with 8 outputs active enables >8-hour battery life; I²C reprogrammability supports multi-instrument calibration profiles.	Use Scenario: Generating time-of-flight measurement clocks (125 MHz) and laser pulse modulation clocks (22.5792 MHz) in compact LiDAR modules. IC Role / Device Role / Timing Role: High-stability, low-jitter clock generator operating over –40°C to +85°C industrial temperature range. Use Value: <70 ps pk-pk period jitter ensures sub-nanosecond time resolution; 20-QFN package fits space-constrained optical module PCBs.

Audio/Video Timing

Networking Equipment

Use Scenario: Generating synchronized pixel clocks (74.25 MHz), audio master clocks (24.576 MHz), and HDMI TMDS clocks (125 MHz) in AV receivers and set-top boxes.

IC Role / Device Role / Timing Role: Single-chip multi-domain clock source replacing discrete crystal oscillators and fanout buffers.

Use Value: Eliminates 5+ discrete timing components; maintains sub-100 ps inter-clock skew across domains via programmable phase offsets.

Use Scenario: Providing reference clocks for Ethernet PHYs (25/125 MHz), USB 2.0 (48 MHz), and PCIe Gen 1 root complex (100 MHz) in residential gateways and switches.

IC Role / Device Role / Timing Role: I²C-configurable clock generator meeting PCIe Gen 1 jitter spec (<1.5 ns) and IEEE 802.3 compliance.

Use Value: Reduces BOM count and layout area; enables field-upgradable clock plans via firmware without hardware change.

Embedded Instrumentation

Laser Range Finder

Use Scenario: Delivering precise trigger clocks (33.333 MHz), ADC sampling clocks (28.322 MHz), and display refresh clocks (48 MHz) in handheld oscilloscopes and signal analyzers.

IC Role / Device Role / Timing Role: Low-power, software-defined clock source supporting battery-operated portable instrumentation.

Use Value: 27 mA typical supply current with 8 outputs active enables >8-hour battery life; I²C reprogrammability supports multi-instrument calibration profiles.

Use Scenario: Generating time-of-flight measurement clocks (125 MHz) and laser pulse modulation clocks (22.5792 MHz) in compact LiDAR modules.

IC Role / Device Role / Timing Role: High-stability, low-jitter clock generator operating over –40°C to +85°C industrial temperature range.

Use Value: <70 ps pk-pk period jitter ensures sub-nanosecond time resolution; 20-QFN package fits space-constrained optical module PCBs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5351B-B-GM	Includes VCXO architecture with 0–VDD VC input and ±240 ppm pull range; same 8-output 20-QFN package	Required where system-level frequency pulling or synchronization to analog control voltage is needed (e.g., legacy telecom line cards)	Select SI5351A-B06855-GM for crystal-only, cost-optimized timing; choose Si5351B-B-GM only if VCXO functionality is mandatory
Si5350A-B-GM	Pin-programmable (not I²C); fixed factory configuration; identical 8-output 20-QFN footprint and electrical specs	Suitable for high-volume, unchanging clock plans where field reconfiguration is unnecessary (e.g., consumer mass production)	Use SI5351A-B06855-GM when design flexibility, prototyping agility, or firmware-driven clock updates are required

Compared with Si5351B-B-GM, SI5351A-B06855-GM removes VCXO complexity and cost while retaining full I²C configurability; versus Si5350A-B-GM, it trades pin-strapping simplicity for runtime reprogrammability - making it optimal for development, customization, and adaptive timing architectures.

Availability

SI5351A-B06855-GM is available at Aetrix Electronics and suitable for networking equipment, audio/video systems, and embedded instrumentation requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for SI5351A-B06855-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog products.

The Si5351 family is designed for flexible, software-defined clock generation in cost-sensitive embedded systems - enabling crystal and oscillator replacement with single-chip programmability, low power, and small footprint.

FAQ

What is the maximum output frequency supported by SI5351A-B06855-GM?

The SI5351A-B06855-GM supports output frequencies from 2.5 kHz to 200 MHz per channel. However, only two unique frequencies above 112.5 MHz may be generated simultaneously - for example, 125 MHz on CLK0 and 130 MHz on CLK1 is valid, but adding a third distinct frequency >112.5 MHz (e.g., 150 MHz on CLK2) violates specification. SI5351A-B06855-GM enforces this limit in hardware.

Does SI5351A-B06855-GM support external clock input (CLKIN)?

No. SI5351A-B06855-GM is the Si5351A variant and supports crystal reference only (XA/XB pins). It does not include CLKIN or VC input functionality - those are exclusive to Si5351B and Si5351C variants. The SI5351A-B06855-GM relies solely on its internal oscillator driven by a 25 or 27 MHz crystal.

What is the power supply configuration for SI5351A-B06855-GM?

SI5351A-B06855-GM requires a core VDD supply of either 2.5 V or 3.3 V (±10%), and four independent output supply rails: VDDOA, VDDOB, VDDOC, and VDDOD - each configurable for 1.8 V, 2.5 V, or 3.3 V. This enables mixed-voltage clock distribution without external level shifters. Power sequencing mandates that all VDDO supplies be powered before or concurrently with VDD.

Can SI5351A-B06855-GM generate spread spectrum clocking?

Yes. SI5351A-B06855-GM supports per-output spread spectrum clocking (SSC) with selectable down-spread (–0.1% to –2.5%) or center-spread (±0.1% to ±1.5%) modulation at a fixed 31.5 kHz rate. SSC is enabled/disabled and configured independently for each of the eight outputs via I²C register writes, reducing electromagnetic interference in noise-sensitive applications.

What package type is used for SI5351A-B06855-GM?

SI5351A-B06855-GM uses a 20-pin QFN package measuring 4 mm × 4 mm with 0.5 mm pitch and an exposed thermal pad (EPAD). This package is documented in Skyworks Rev. 1.3 datasheet Section 12.1 and supports thermal resistance of θJA = 74.9 °C/W on a 2-layer board - enabling reliable operation at full load up to +85 °C ambient temperature.

SI5351A-B06855-GM Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Strip

Product Status:: Active

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5351A-B06855-GM FAQ

1.How can I place an order for SI5351A-B06855-GM through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5351A-B06855-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5351A-B06855-GM reliable?

The price and inventory of SI5351A-B06855-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5351A-B06855-GM is usually 5 days.

3.What payment methods are accepted for SI5351A-B06855-GM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5351A-B06855-GM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5351A-B06855-GM?

SI5351A-B06855-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5351A-B06855-GM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5351A-B06855-GM?

For technical support, including SI5351A-B06855-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5351A-B06855-GM requirements.

6.How does Aetrix verify that SI5351A-B06855-GM is sourced from the original manufacturer or authorized distributors?

All SI5351A-B06855-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5351A-B06855-GM meets industry standards.

7.What is the process for return or replacement of SI5351A-B06855-GM?

All SI5351A-B06855-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI5351A-B06855-GM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5351A-B06855-GM part is unused and in its original packaging.

Return procedure for SI5351A-B06855-GM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…